Aidan Lee, Aarin Wen EE 371 November 13, 2024 Lab 4 Report

Procedure:

This lab focused on implementing algorithms as hardware circuits by utilizing Algorithmic State Machine and Datapath (ASMD) charts. ASMD charts such as Figure 1.1 allow the specification of digital systems such that specific hardware implementation can be communicated and thus implemented. Both tasks also focused on breaking down systems into its Datapath and Controller components. Task 1 comprised of creating an 8-bit bit-counting module based on a given ASMD chart that counted how many 1's were in a given input; the implementation was then to be tested and demonstrated on a DE1_SoC board. Task 2 comprised of creating a binary search algorithm through utilization of a Memory Initialization File (MIF) by creating an ASMD chart for the binary search algorithm. Both tasks were then to be implemented and demonstrated on a DE1_SoC board.

Task 1: Bit-Counter

The goal of this task was to implement the bit-counting circuit in System Verilog using the ASMD chart shown below in Figure 1.1.




Figure 1.1: Bit-Counter ASMD Chart

The specification requests that all datapath components and an FSM within the control circuit are implemented as separate (sub)modules. The bit-counting system should then be implemented on the DE1_SoC such that complete functionality can be tested. The specification specifically stated that SW[7:0] should correlate to the 8-bit input (A), SW[9] as the start signal (s), KEY[0] as the synchronous reset, and the 50 MHz clock signal (CLOCK_50) to drive the entire system. The functionality was then to be demonstrated on a DE1_SoC video and recorded after all modules were tested.

Task 2: Binary Search Algorithm

The goal of this task was to implement a binary search algorithm that searched through an array to locate a specified 8-bit value A. For the array to look for values in, this was implemented as a 32x8 RAM instantiated within Quartus using the methods learned in lab 2. First, an ASMD chart for the algorithm was to be created with the assumption that the array had a fixed size of 32 elements. Next, an FSM and datapath were to be implemented in System Verilog and then connected to a memory block. The algorithm was then to be implemented on the DE1_SoC board with the specifications of: SW9 as 'start', SW[7:0] to specify 'A', KEY0 for reset, CLOCK_50 as the driving clock signal, HEX1 and HEX0 to display the address of data A in hex, and lastly LEDR9 for 'Found' and LEDR8 for 'Not Found'. For ease of testing and debugging, LED1 would indicate when the algorithm finished running and LED0 would light up when a reset signal was received. A MIF file called *my_array.mif* was to be created and filled with an ordered set of 32 8-bit integer numbers. In this case, the MIF file simply held increasing integers 0 to 31, the value of the address number at each address. The functionality was then to be demonstrated on a DE1_SoC video and recorded after all modules are tested. Like the previous task, datapath and controls are to be separated into separate (sub)modules.




Figure 1.2: Binary Search ASMD Chart

Results:

Task 1: Bit-Counter

We approached the bit-counter by creating bitCounter.sv which served as the main bit-counting module that implemented the ASMD chart provided in Figure 1.1. This module included submodules bitCounter_datapath which contained all datapath elements, bitCounter_controller which contained the FSM and control signal operations and output, and three testbenches which tested the complete functionality, datapath functionality, and controller functionality of the bitCounter module. Although the code in a single file was very long, we decided that to keep it all under bitCounter.sv as it is more

intuitive and easier to use for other systems and projects; there also would not be much use for the controller and datapath as separate files too.

Parameters A_WIDTH and RES_WIDTH were used for code and module versatility, representing input A width and results width respectively which in this lab were set to 8 and 4 bits; 8 bits for the length of A, 4 bits to capture the maximum number of 1's in said input.

The bitCounter_datapath module takes in a clock signal (clk) and all control signals outputted from bitCounter_controller (incr_result, rshift_a, load_A, reset_result, done_). The module then stores and performs all data operations given the inputted control signals, storing and outputting the updated A value for the control unit (A_new), the total count of 1's in the input (result), and 'done' (status signal for bit-counting complete). The testbench tested all data manipulations and data storage by testing each control signal individually on a sample input data A and done signal. The waveform generated can be seen below:




Figure 1.3: bitCounter_datapath Waveform

The waveform shows load_A loading in the input A value provided, and reset_result setting the resetting the result value to 0; both instantiation signals altered the data correctly. The result increments from 0 to 8 during when incr_result is true, and resets to 0 when reset_result is set to true; therefore the incrementing data works as intended. Next, rshift_A successfully set A_new to the input A shifted one value right, 8'b10101010 to 8'b01010101. Lastly, done reflects the input signal done_, therefore showing that the datapath stores the done signal/value correctly. As an additional test, A_new updates to new input A = 8'b11110000 when load_A is set to 1 again, therefore the load signal is verified.

The bitCounter_controller module takes in a clock (clk), reset, s (start signal), and input data 'A' which should be the output from the datapath as those values are updated. The module then utilizes a 3-state FSM and combinational as well as sequential logic to calculate and output control signals incr_result (increment results by 1), rshift_A (right shift A by 1), load_A (load in new A value to system), reset_result (initialize result to 0), and done_ (done signal for datapath to store). The testbench tested all FSM transitions and tested sequences and combinations that outputted an output of 1 for each control signal. The waveform generated can be seen below:




Figure 1.4: bitCounter_controller Waveform

The waveform shows reset_result and load_A being active during initial state S1, which is the expected result as result must be reset to 0 and the data input A must be loaded at the start of the system. When start signal 's' is asserted, the FSM transitions into state S2 where the counting process begins. Since the least significant bit is 1 in state S2, the output signal incr_result and rshift_A are set to true, representing how the count of 1's (result) should increment, and the A value being analyzed must be shifted right as the right-most data has been analyzed already. When the rest of A is set to 0 while in S2, the FSM transitions into S3 as there are no more 1's left to possibly add to the results, therefore the count is finished. Since the count is finished, the done_ signal is set to 1, indicating the bit-counting is complete. Lastly, loading in a new value A (8'b000000000 since there wasn't a clock cycle to allow 8'b11110000 to be loaded) and resetting the system was tested by turning 's' off an on; the expected results similar to the first run are seen as load_A remained off, reset_result turned on, then the state transitioned to S2, and giving the signal that the data should be shifted right after analyzing the left-most bit of 0 which does not signify and incrementing result.

The bitCounter top module then instantiated the datapath and control submodules to cleanly implement the entire ASMD chart. A testbench 'bitCounter_tb' was then created which tested all ASMD chart branches and functions. Notably, the test bench tested reset, changing input data without starting, then using the bitCounter system on 8'b00000001 to 8'b00000011 to 8'b00000011 . . . to 8'b11111111, then 8'b11111111 left shifted eventually to 8'b0. The waveform can be seen in the figure below:




Figure 1.6: bitCounter_tb Waveform Part 2

Starting with the leftmost side of Figure 1.4, the testbench resets to initialize the system then tests if the actual bit-counting operation begins or does not begin without a start signal. The waveform depicts the expected functionality as 'result' and 'done' both remain at 0 until the start signal is provided later on. Throughout the rest of the waveform, the results can be seen settling to the total number of 1's contained in the input data A at the time when the start signal began; the done signal also reflects when the system is complete with the counting and result has settled to the correct number. It can be seen that it takes more clock cycles for the operation to complete (seen by the temporary result values and delay before the done signals) as there are increasingly more 1's to evaluate before the remaining values of A are 0, thus completing the operation. In Figure 1.5, very similar results appear as in Figure 1.4, the only difference being that each operation takes an equivalent amount of time since the operation cannot complete until the remaining bits of input A equal 0; since all of their leftmost bit (besides 8'b0) are 1, the operations all take the same amount of time. As an extra note, the testbench checks incrementing and decrementing the number of 1's in input A, therefore allowing for an easy to test and read waveform.

After the bitCounter module was thoroughly tested and proved to function as accordingly to the provided ASMD chart, a top level module DE1_SoC_task1.sv was created to implement the functionality on the FPGA board. The top level module instantiated the bitCounter.sv module with the inputs and outputs

corresponding to the DE1_SoC board according to the specification described in the Task 1 procedure of this lab report. Submodule seg7.sv (created and tested in Lab 2) was utilized to display the results of the bit-counting system on hex-display HEX0. A testbench, DE1_SoC_task1_tb, was then created. The testbench implemented the exact same tests as bitCounter_tb by assigning the DE1_SoC components/variable values equal to their corresponding bitCounter.sv variables; doing so allowed the same 'initial begin' code to be used for the DE1_SoC. The waveform can be seen in the figure below:




Figure 1.7: DE1_SoC_task1 Waveform

The exact same tests are the bitCounter testbench were implemented and shown in the waveform; all explanations and testing performed on bitCounter_tb apply here. CLOCK_50 can be seen as the driving clock behind all modules, HEX0 displays the resulting total number of ON signals of input A, which itself is given its value by SW[7:0]. In other words, we can say that HEX0 should display the total count of how many switches are flipped on at the time when the start signal (KEY[9]) was turned on. When the operation is complete, LEDR[9] turns on, acting as the done signal. It is important to note that seg7.sv was used to convert 7-bit binary to the HEX display as created and tested in Lab 2. The waveform generated clearly depicts the expected results, as 'result' when 'done' is true is equal to the total number of switches (representing input A) are on at the time of when the start signal (KEY[9]) was switched on. All test cases passed and matched the same tested and verified waveforms and outputs of bitCounter_tb; again, all explanations and testing of bitCounter_tb apply here.

After verifying the DE1_SoC bit-counting functionality, a demonstration video was recorded (found on Canvas), and a block diagram was created as found below:




Figure 1.8: DE1_SoC_task1 Block Diagram

Task 2: Binary Search Algorithm

Like task 1, task 2 was implemented by having a top-level module task2.sv, with submodules for the datapath and control modules. The datapath module controls the RAM where the values inside the binary search array are, and the control module is responsible for the FSM changing of states and the bounds where the binary search should look at during any point in the algorithm. This implementation has five-states: one idle, for waiting for a start signal; one state to run the algorithm and fetch a value at the address in between the bounds; one state to determine if the search has finished running; one state to adjust the bounds of the search before running the search again; and one state to stay at when the search has finished running. The algorithm generally works by fetching the value at the centermost address (initially, this will always be 15 since the address width of the RAM is 32) between two bounds (at addresses 0 and 32 initially) and check if the fetched value is the desired value being searched for. If it is not found, the value fetched will be compared to the desired value, and depending on if the fetched value is higher or lower than the desired, the bounds will be updated accordingly. This process repeats until the value is found, or the algorithm can no longer be run because the bounds are too small – meaning that the value was not found in the given array.




Figure 2.1: task2.sv Waveform, part 1

The testbench for the high-level module tested searching for the lowest value as an edge case, and the second lowest value as one of the values that takes the longest to get to. The upper bound changes to half the width of the current search size, and lower bound values do not range at all, as expected. At the end, when the value is found, the found and done values tick to high to indicate that the algorithm has finished running, and that the given value at A was found.




Figure 2.2: task2.sv Waveform, part 2

Next, the testbench tested for the highest and second highest values, for similar reasons as the tests above. For testing the value at array address 31, the notfound signal does tick up for a single clock cycle, but corrects itself quickly and shows the found signal alongside the done signal to indicate that the algorithm has fully and truly found the value and is confident in its result – meaning that the tiny uptick in notfound can be ignored. The address location loc also does not update until the algorithm finishes fully running. This issue is due to the way the edge case for the search of the last element in the array is handled – the bounds are adjusted when looking for values above 30 and creates a minor timing and compatibility issue when paired with the notfound logic. Looking for the value at address 30 works as normal.




Figure 2.3: task2.sv Waveform, part 3

Finally, the testbench tests what happens when the value at 16 is searched for, since 16 takes the maximum number of iterations to search for and has a combination of up and down binary search iterations. When the value at 15 is searched for, the value is found instantly, as expected. When a value that does not exist in the array, the notfound signal ticks up when the done signal goes high, as expected since the value could not be found.




Figure 2.4: DE1_SoC highest level waveform

When tested with the DE1_SoC in mind, the results mirror those of the original tests of task2.sv. The LEDRs linked up to the found, notfound, done, and reset signals all light up during correct situations as expected.




Figure 2.5: Control module waveform

The testbenches for the control module described the behavior when the value returned from the address to_check is not the desired value A, and when the value is in fact the desired value A. When it is not, the to_check halves itself while the value is not found, indicating that the bounds are shifting correctly. When the value is found, the signal found and done goes to high, meaning the module detects the RAM array having the desired value.



Figure 2.6: Datapath module waveform

Since the majority of the datapath module consists of the ram32x8 file to store values, only a brief iteration of all the values inside the RAM and confirmation was needed to ensure that the datapath was working.

After verifying the DE1_SoC binary search functionality, a demonstration video was recorded (found on Canvas), and a block diagram was created as found below:




Figure 2.7: Full high-level block diagram for Task 2

Final Product:

Overall, this lab provided a great opportunity to practice utilizing ASMD charts within the hardware-designing workflow, as well as a strong opportunity to practice and understand how datapath and controller components are different and how they work together to create a system's complete functionality. Task 1 allowed us to gain experience in implementation a hard-ware design *given* a specified ASMD chart; it was a completely new experience to have to analyze a very specific implementation and divide and implement it into its datapath and controller components. Task 2 helped develop the skills of drawing ASMD charts before implementing a project and streamlined the process for designing in SystemVerilog.

Appendix: SystemVerilog Code

1) DE1 SoC task1.sv

```
Date: November 13, 2024
                                                                                                   DE1_SoC_task1.sv
                                                                                                                                                                                                         Project: DE1_SoC
                 //Aidan Lee, Aarin Wen
// 11/13/2024
// EE 371
// Lab 4
                 // Top level module to simulate bitCounter on the DE1_SoC board
        6
7
                 10
      12
13
                 // outputs:
// LEDR[9] <- done (bitCounter status signal; counting complete)
// HEX[0] <- results (bitCounter output; total 1's count of input A)</pre>
      15
      16
17
                 module DE1_Soc_task1 (
input logic [3:0] KEY,
input logic [9:0] SW,
input logic CLOCK_50,
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5,
output logic [9:0] LEDR);
      19
      20
21
      22
23
24
25
                         // turn off unused HEX displays
                        // Lurn or uniosed HEX dr
assign HEX1 = 7'b1111111;
assign HEX2 = 7'b1111111;
assign HEX3 = 7'b1111111;
assign HEX4 = 7'b1111111;
assign HEX5 = 7'b1111111;
      26
27
      29
30
31
                        // logic variable to store result
logic [3:0] result;
      32
33
34
                        // parameters, 8-bit wide A, 4 bits to store results
parameter A_WIDTH = 8;
parameter RES_WIDTH = 4;
      36
37
38
                         // bitCounter instantiated with.
                        // bitCounter instantiated with...
// parameters #(A_WIDTH, RES_WIDTH)
// clk <- CLOCK_50
// A <- SW[7:0]
// reset <- ~KEY[0] (pressing KEY[0])
// done -> LEDR[9]
// result -> result (will display on HEXO using seg7.sv)
bitCounter #(A_WIDTH, RES_WIDTH) bitCounter_
(.reset(~KEY[0]), .clk(CLOCK_50), .s(SW[9]), .A(SW[7:0]), .done(LEDR[9]), .result);
      39
40
41
      42
43
44
45
46
      47
48
                         // display result on 7-segment display HEX0
// seg7 instantiated with results as input, HEX0 as output
seg7_HEX0_result (.bcd(result), .leds(HEX0));
      49
50
      51
52
53
54
55
                 // DE1_SoC_task1.sv testbench; runs same test cases as bitCounter.sv
// tests reset and s cases as well as A <= 8'b10101010, 8'b10000001, and 8'b0;
module DE1_SoC_task1_tb();
  logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
  logic [9:0] LEDR;
  logic [3:0] KEY;
  logic [9:0] SW;
  logic [9:0] SW;</pre>
      56
57
58
59
                         logic CLOCK_50;
      61
62
                        // instantiate DE1_SoC_task1 dut
DE1_SoC_task1 dut (.*);
      63
                        // assign DE1_SoC variables to bitCounter counterparts
logic c1k, s, reset;
logic [7:0] A;
assign CLOCK_50 = c1k;
assign SW[7:0] = A;
assign SW[9] = s;
assign KEY[0] = ~reset;
      65
66
67
      68
69
      70
71
72
73
                         // initialize clock simulation
```

```
parameter CLOCK_PERIOD = 100;
                 initial begin
   clk <= 0;
   forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
 75
76
77
78
79
                 // begin tests
integer i; // int i for loops
// begin tests
initial begin
    // initialize values
reset <- 1: 5 <= 0: A <= 8'</pre>
 82
83
84
85
86
87
88
90
91
92
                       reset <= 1; s <= 0; A <= 8'b0; @(posedge clk);
                       // release reset
                       reset <= 0; @(posedge clk);
                      // test if bit-count analysis begins without start signal (SHOULD NOT) // results & done should remain at 0 A <= 8'bl01010101; repeat (14) @(posedge clk); A <= 8'b000000000; @(posedge clk);
 94
                      95
 96
97
 98
100
101
102
                            // load in new A value A <= (8'b00000001 << i) | A; @(posedge clk);
103
104
105
                            // count 1's and let 'result' and 'done' settle
s <= 1; repeat (14) @(posedge clk);</pre>
106
107
108
                       end
109
                      // loop that uses left shifting to bit-count 8'b11111111 to 8'b0
// results should settle to how many 1's are in the 8b input; expect 8->0
// done should have value '1' whenever results are settled
for (i = 8; i >= 0; i = i - 1) begin
    // turn start signal off before loading in new data
    s <= 0; @(posedge clk);</pre>
110
111
112
\overline{113}
114
115
116
117
                            // load in new A value
A <= 8'b11111111 << (8-i); @(posedge clk);
118
119
                       // count 1's and let 'result' and 'done' settle
s <= 1; repeat (14) @(posedge clk);
end</pre>
120
121
122
123
124
125
                       $stop;
                 end
           endmodule
```

```
Date: November 13, 2024
                                                                 bitCounter.sv
                                                                                                                              Project: DE1_SoC
           //Aidan Lee, Aarin Wen
// 11/13/2024
// EE 371
     3
           // Lab 4
     4
              Main bitCounter module
           // Counts the number of 1's in input A and outputs total as 'result' and a 'done' signal
           // Parameters: A_WIDTH (width of input A) and RES_WIDTH (width of result)
    10
           // inputs:
// 1'b wide: reset, clk, s (start signal),
// A_WIDTH wide: A (data input)
    11
    12
    13
    14
           // outputs:
// 1'b wide: done (counting complete)
// RES_WIDTH wide: result (total count of 1's in A)
    15
    16
    17
    18
           module bitCounter #(parameter A_WIDTH = 8, RES_WIDTH = 4) (
input logic reset, clk, s,
input logic [A_WIDTH-1:0] A,
output logic done,
output logic [RES_WIDTH-1:0] result);
    19
    20
               // logic for control signals and updated A value
logic incr_result, rshift_A, load_A, reset_result, done_;
logic [A_WIDTH-1:0] A_new;
    25
    26
27
    28
    29
                  initialize datapath
               // Initialize datapath
// all inputs and outputs instantiated with their respective matching variables
bitCounter_datapath #(A_WIDTH, RES_WIDTH) datapath
(.clk, .incr_result, .rshift_A, .load_A, .reset_result, .done_, .A, .done, .A_new, .
    30
    31
32
           result);
    33
               34
35
    36
               (.reset, .clk, .s, .A(A_new), .incr_result, .rshift_A, .load_A, .reset_result, .done_);
    39
    40
           endmodule
    41
    42
           43
   44
           // bitCounter datapath module
// Contains all datapath elements and data_operations of bitCounter,
    45
           // also outputs updated A value for controller
   46
47
           // Parameters: A_WIDTH (width of input A) and RES_WIDTH (width of result)
    48
    49
    50
               inputs:
           // 1'b wide: clk,
    51
           // incr_result, rshift_a, load_A, reset_result, done_ (signals from controller)
// A_WIDTH wide: A (input data)
           // 1'b wide: done (count complete status signal)
// A_WIDTH wide: A_new (updated A value for controller)
// RES_WIDTH wide: result (total 1's in A)
    56
    57
    58
    59
          module bitCounter_datapath #(parameter A_WIDTH = 8, RES_WIDTH = 4) (
input logic clk, incr_result, rshift_A, load_A, reset_result, done_,
input logic [A_WIDTH-1:0] A,
output logic done,
output logic [A_WIDTH-1:0] A_new,
output logic [RES_WIDTH-1:0] result);
    60
   61
62
    63
    64
    65
    66
               67
    68
                        (incr_result) // increment result
result <= result + 1'b1;</pre>
                    if (incr_result)
```

```
if (rshift_A) // right shift A by 1
A_new <= A_new >> 1'b1;
 75
76
 77
78
79
                                               // load A
                   if (load_A)
                        A_new <= A;
                   if (reset_result) // set result = 0
 80
 81
82
                        result <= 0;
 83
 84
         endmodule
 86
         87
         // bitCounter controller module
// Contains all controller elements of bitCounter including FSM,
// also takes in and utilizes updated A value from datapath output
// also contains logic and operatiosn to output correct control signals
 89
 90
 91
 92
         // Parameters: A_WIDTH (width of input A) and RES_WIDTH (width of result)
 93
 94
         // inputs:
// 1'b wide: reset, clk, s (start signal)
// A_WIDTH wide: A (input data)
 95
 96
 97
 98
 99
              outputs:
                                                         (increment results)
(right shift A by 1 bit)
(load new A value)
(reset result value to 0)
                                  incr_result,
rshift_A,
100
              1'b wide:
101
102
                                  load_A.
103
                                  reset_result,
104
                                  done_
                                                           (count complete signal)
105
106
107
         module bitCounter_controller #(parameter A_WIDTH = 8, RES_WIDTH = 4) (
         input logic reset, clk, s,
input logic [A_WIDTH-1:0] A,
108
109
          output logic incr_result, rshift_A, load_A, reset_result, done_);
110
111
               // present and next states S1 S2 S3
112
113
114
               enum {S1, S2, S3} ps, ns; // S1 = initialization, S2 = analyzing, S3 = finished
              // FSM state-to-state logic
always_comb begin
   case (ps)
   S1: ns = s ? S2: S1;
115
116
117
                                                                         // ns to S2 if s, S1 OW
// ns to S3 if A==0, S2 OW
// ns to S3 if s, S1 OW
118
                        S2: ns = (A == 0) ? S3: S2;
S3: ns = s ? S3: S1;
119
120
121
                   endcase
122
123
124
               // combinational logic for output control signals
125
126
               always_comb begin
                   // increment signal if in S2, A != 0 and rightmost bit == 1
incr_result = (ps == S2) & (ns == S2) & (A[0] == 1);
// right shift signal if ps is S2 (data analyzing and unfinished)
127
128
129
                   // Tight Sittle Signal if ps is 32 (data analyzing and uniffication)
rshift_A = ps == S2;
// load signal if data analyzing hasnt started yet & no start signal
load_A = (ps == S1) & (~s);
// reset result signal if data analyzing for current data hasnt started
reset_result = ps == S1;
// send done signal if data analyzing is complete
130
131
132
133
134
135
                   done_
                                          = ps == S3;
136
137
               // ps <= ns unless reset, then ps resets to S1
always_ff @(posedge clk) begin
  if (reset)</pre>
138
139
140
141
                        ps <= S1;
                   else
142
143
                        ps <= ns;
144
145
               end
```

```
endmodule
148
          149
150
         // tests reset and s cases as well as A <= 8'b10101010, 8'b10000001, and 8'b0;
module bitCounter_tb();</pre>
151
152
              // variables and parameters
parameter A_WIDTH = 8;
parameter RES_WIDTH = 4;
logic reset, clk, s, done;
logic [A_WIDTH-1:0] A;
logic [RES_WIDTH-1:0] result;
153
154
155
156
157
158
159
160
                   create bitCounter dut
               bitCounter #(A_WIDTH, RES_WIDTH) dut (.*);
161
162
163
               // initialize clock simulation
164
               parameter CLOCK_PERIOD = 100;
165
               initial begin
166
                    c1k \ll 0;
                    forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
167
168
169
170
171
172
               integer i; // int i for loops
               // begin tests
initial begin
// initialize values
173
174
                    reset <= 1; s <= 0; A <= 8'b0; @(posedge clk);
175
176
                    // release reset
177
178
179
                    reset <= 0; @(posedge clk);</pre>
                        test if bit-count analysis begins without start signal (SHOULD NOT)
                    // results & done should remain at 0
A <= 8'b10101010; repeat (14) @(posedge clk);
A <= 8'b00000000; @(posedge clk);
180
181
182
183
                    // loop that uses bitCounter on bits 8'b00000001 to 8'b1111111 by incrementing
// results should settle to how many 1's are in the 8b input; expect 1->8
// done should have value '1' whenever results are settled
// note: 8b'0 will be checked in next loop
for (i = 0; i < 8; i = i + 1) begin
    // turn start signal off before loading in new data
    s <= 0; @(posedge clk);</pre>
184
185
186
187
188
189
190
191
                        // load in new A value
A <= (8'b00000001 << i) | A; @(posedge clk);
192
193
194
195
                         // count 1's and let 'result' and 'done' settle
                         s <= 1; repeat (14) @(posedge clk);</pre>
196
197
                    end
198
                    // loop that uses left shifting to bit-count 8'b11111111 to 8'b0
// results should settle to how many 1's are in the 8b input; expect 8->0
// done should have value '1' whenever results are settled
for (i = 8; i >= 0; i = i - 1) begin
    // turn start signal off before loading in new data
    s <= 0; @(posedge clk);</pre>
199
200
201
202
203
204
205
206
                        // load in new A value
A <= 8'b11111111 << (8-i); @(posedge clk);
207
208
209
                         // count 1's and let 'result' and 'done' settle
210
                         s <= 1; repeat (14) @(posedge clk);
                    end
212
                    $stop;
213
214
               end
          endmodule
215
216
          // datapath testbench
217
          module bitCounter_datapath_tb();
```

```
// variables and parameters
                  // variables and parameters
parameter A_WIDTH = 8;
parameter RES_WIDTH = 4;
logic clk, incr_result, rshift_A, load_A, reset_result, done_;
logic [A_WIDTH-1:0] A;
221
222
223
224
225
                  logic done;
logic [A_WIDTH-1:0] A_new;
logic [RES_WIDTH-1:0] result;
226
227
228
229
230
                  // create bitCounter dut
bitCounter_datapath #(A_WIDTH, RES_WIDTH) dut2 (.*);
231
232
                   // initialize clock simulation
                  parameter CLOCK_PERIOD = 100;
initial begin
    clk <= 0;
    forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
233
234
235
236
237
238
239
240
                  initial begin
                        // initialize values
incr_result <= 0;
rshift_A <= 0;
load_A <= 0;
reset_result <= 1;</pre>
241
242
243
244
245
                        done_{<} <= 0;
246
247
                        // test load_A, new data A = 8'b10101010 should load in. A <= 8'b10101010; load_A <= 1;@(posedge clk); load_A <= 0;@(posedge clk);
248
249
250
251
252
                         // test incrementing, result should increment from decimal 0 to 8
253
254
255
                        reset_result <= 0;
incr_result <= 1; repeat (8) @(posedge clk);
incr_result <= 0; @(posedge clk);</pre>
256
257
258
259
260
                        // test reset_result, result should go to 0
reset_result <= 1; @(posedge clk);
reset_result <= 0; @(posedge clk);</pre>
                        // test right shift A, A_new should now equal 8'b01010101 rshift_A <= 1; @(posedge clk); rshift_A <= 0; @(posedge clk);
261
262
263
264
                        // test loading in new value A \leftarrow 8'b11110000; load_A \leftarrow 1;@(posedge clk); load_A \leftarrow 0;@(posedge clk);
265
266
267
268
                        // test that done stores and outputs done_ (output from controller)
done_ <= 1; @(posedge clk);
done_ <= 0; @(posedge clk);</pre>
270
271
272
273
274
275
276
277
                        $stop;
                  end
            endmodule
278
279
280
            // Controller testbench
            module bitCounter_controller_tb();
   // parameters
   parameter A_WIDTH = 8;
   parameter RES_WIDTH = 4;
281
282
283
284
285
                    // signals for inputs and outputs
logic reset, clk, s;
logic [A_WIDTH-1:0] A;
286
287
288
289
290
                    logic incr_result, rshift_A, load_A, reset_result, done_;
291
```

```
/ instantiate the controller
293
                    bitCounter_controller #(A_WIDTH, RES_WIDTH) dut3 (.*);
294
295
                    // initialize clock simulation
                    parameter CLOCK_PERIOD = 100;
initial begin
296
297
298
                           clk <= 0;
299
300
                             forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
301
                  // test sequence
initial begin
   // initialize inputs
302
303
304
                           reset <= 1;
305
                          s <= 0;
A <= 8'b0;
306
307
308
                           @(posedge clk);
309
                          // Release reset, enter S1
// Expect: reset_result = 1, all other signals = 0
reset <= 0; @(posedge clk);</pre>
310
311
312
313
314
315
316
317
318
                          // Test S1 to S2 transition with s = 1 s <= 1; A <= \frac{8'b01010101}{01}; @(posedge clk); // Expect: load_A = 1, all other signals = 0
                          // Test S2 state behavior with non-zero A (data analyzing)
s <= 0; repeat(2) @(posedge clk);
// Expect:
// rshift_A = 1
// incr_result = 1 since least significant bit of A is 1
// all other signals = 0</pre>
319
320
321
322
323
324
325
326
327
                          // Test S2 to S3 transition when A == 0
A <= 8'b0; @(posedge clk);
// Expect: done_ = 1 (indicates counting is complete), all other signals = 0</pre>
328
                          // Test S3 to S1 transition when s is toggled
s <= 1; @(posedge clk);
// Expect:
// done_ remains 1 if in S3, indicating analyzing is complete
// done_ returns to 0 upon resetting back to S1 given s = 0
s <= 0; @(posedge clk);</pre>
329
330
331
332
333
334
335
                          // test if loading in new value works
A <= 8'b11110000;
s <= 1; @(posedge clk);
s <= 0; repeat(2) @(posedge clk);</pre>
336
337
338
339
340
341
                        $stop;
342
                    end
            endmodule
343
344
345
```

61 62

endmodule

```
Date: November 13, 2024
                                                                                                                                                                                                seg7.sv
                                                                                                                                                                                                                                                                                                                                                                Project: DE1_SoC
                              // Aidan Lee, Aarin Wen
// 10/18/2024
// EE 371
// Lab 2
                2
3
4
                              // Converts decimal number to 7-segment display in HEX
// input bcd represents decimal number up to 15 (4 bits)
// output leds represents binary output for 7-seg display (7 bits)
              8
           10
                              module seg7 (bcd, leds);
  input logic [3:0] bcd;
  output logic [6:0] leds;
          11
12
13
14
                                         // decimal to 7-seg block
always_comb begin
case (bcd)

// Light: 6543210

4'b0000: leds = 7'b1000000; // 0

4'b0001: leds = 7'b1111001; // 1

4'b0010: leds = 7'b0110000; // 2

4'b0011: leds = 7'b0110000; // 3

4'b0100: leds = 7'b0010010; // 4

4'b0101: leds = 7'b0010010; // 5

4'b0110: leds = 7'b0000010; // 6

4'b0111: leds = 7'b0000010; // 6

4'b0100: leds = 7'b0000000; // 8

4'b1001: leds = 7'b00000000; // 8

4'b1001: leds = 7'b0000100; // 9

4'b1001: leds = 7'b0001000; // 9

4'b1011: leds = 7'b0000011; // E

4'b1110: leds = 7'b0000110; // C

4'b1110: leds = 7'b0000110; // E

4'b1111: leds = 7'b0000110; // F

default: leds = 7'bX;
endcase
          15
16
17
           endcase
                                           end
                                endmodule
                              // seg7 testbench:
module seg7_testbench();
  logic [3:0] bcd;
  logic [6:0] leds;
           39
41
42
43
44
44
45
55
55
55
55
55
55
55
55
55
                                          //dut instantiation
seg7 dut (bcd, leds);
                                          int i;
initial begin
  // increment inputs 0 to 15, expect outputs 0 to F
for (i = 0; i <= 15; i++) begin
  bcd = i; #50;</pre>
                                                       // decrement inputs 15 to 0, expect outputs F to 0
for (i = 15; i >= 0; i--) begin
   bcd = i; #50;
                                                       $stop;
                                           end
           60
```

4) De1_SoC.sv (task 2)

```
timescale ins/ins
              // Aidan Lee, Aarin Wen
// 11/13/2024
// EE 371
// Lab 4
Binary search module that returns the address loc in SW[7:0] sorted ascending 32x8 ram module if SW[7:0] value SW[7:0] is found. Seaches the middle most value of the array. If not found, the module decides whether to search the upper or lower half depending on if the value found at the middle is higher or lower than the the desired value. Needs RAM to be sorted ascending to work.
                     utilizes clk input
input reset
input [7:0] A
input start
output found
output final_notfound
output done
output [4:0] loc
                                                                                  resets the search (clears the output) and waits for another SW[9] sigal represents the value that you want to find inside the represents the y coordinates of the two endpoints of the line you want to draw goes high if the value SW[7:0] was found in the ram goes high if the value SW[7:0] was not found goes high if algorithm is finished represents the address location where the value is found
              module DelSoC (CLOCK_50, KEY, SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR);
                        input logic CLOCK_50;
input logic [3:0] KEY;
input logic [9:0] SW;
output logic [9:0] SW;
output logic [9:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
                        logic clk, reset, done, found, notfound;
logic [4:0] loc;
logic [7:0] result;
                        logic start;
                      assign reset = -KEY[0]; // reset on KEY0
assign start = SW[0]; // start on SW9
assign LEDR[0] = found; // 9 lights up if found
assign LEDR[0] = notfound; // 8 lights up if not found
assign LEDR[1] = done; // 1 indicates finished
assign LEDR[0] = reset; // 0 indicates currently in reset
                        assign clk = CLOCK_50;
                    // main binary search algorithm
// takes in clock and reset
// takes in clock and reset
// takes in sw[7:0] as the value to look for in binary search
// takes in sw[9] to indicate that the algorithm should sw[9] running
// gives out found and notfound depending on if the value was found in ram
// gives out done when firsthed looking for value
// gives out done when firsthed looking for value
// sw[7:0] is stored
tasklaskorist (which is the address where the desired value sw[7:0] is stored
tasklaskorist (value)
// sw[7:0] to specify A
seg7 disp1 ([3] bo, loc(4]), HEXD);
seg7 disp1 ([3] bo, loc(4]), HEXD);
                     // none of the other hexes are used for this task assign HEX2 = 7'b1111111; assign HEX3 = 7'b1111111; assign HEX4 = 7'b1111111; assign HEX5 = 7'b1111111;
                             // kill all other leds assign LEDR[7:2] = 6'b000000;
                     endmodule
                    module DelSoC_tb ();
  logic CLOCK_50;
  logic [3:0] KEY;
  logic [9:0] SW;
  logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
  logic [9:0] LEDR;
     69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
                                 logic clk;
assign CLOCK_50 = clk;
                                  // Clock logic
parameter CLOCK_PERIOD = 5; // Increase clock frequency
initial begin
    clk <= 0;</pre>
                 forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
                                   De1SoC dut (.*);
                                 87
88
90
91
92
93
94
95
96
97
98
90
101
                                                // test very end SW[9] \leftarrow 1'b1; KEY[0] \leftarrow 1; SW[7:0] \leftarrow 8'b000000000; repeat (16) @(posedge clk);
                                                \begin{array}{lll} \mbox{KEY[0]} & <= 0; \ @(\mbox{posedge clk}); \ // \ \mbox{check if reset works} \\ \mbox{SW[9]} & <= 1'b0; \ @(\mbox{posedge clk}); \end{array} 
                                               // test lowest value of binary search that takes the longest time SW[9] <= 1'b1; KEY[0] <= 1; SW[7:0] <= 8'b00000001; repeat (16) @(posedge clk);
  101
102
103
104
105
106
                                              107
108
109
110
                                                // test highest value (edge case) SW[9] \leftarrow 1^{7}b1; KEY[0] \leftarrow 1; SW[7:0] \leftarrow 8^{1}c; repeat (24) @(posedge clk);
                                              111
```

```
115
                          // test highest value of binary search that takes the longest time SW[9] \ll 1'b1; KEY[0] \ll 1; SW[7:0] \ll 8'd30; repeat (16) @(posedge clk);
116
117
118
119
                          120
121
122
123
124
125
126
127
128
129
130
                          // test SW[7:0] value of binary search in the middle that takes the longest time // to test that going up and down works SW[9] <= 1'b1; \ KEY[0] <= 1; \ SW[7:0] <= 8'd16; \\ repeat (16) \ @(posedge \ clk);
                          131
132
                          // test finding the value immediately SW[9] \le 1'b1; KEY[0] \le 1; SW[7:0] \le 8'd15; repeat (16) @(posedge clk);
133
134
135
136
137
138
139
140
141
142
                          // test value not in array 
SW[9] <= 1'b1; KEY[0] <= 1; SW[7:0] <= 8'b11111111; 
repeat (24) @(posedge clk); 
SW[9] <= 1'b0; @(posedge clk); @(posedge clk);
143
144
145
146
                           $stop;
147
                   end
148
149 endmodule
```

5) task2.sv

```
timescale 1ns/1ns
                                      Aidan Lee, Aarin Wen
11/13/2024
EE 371
           3 4 5 6 7
                                      Lab 4
                                     Binary search module that returns the address loc in a sorted ascending 32x8 ram module if a value A is found. Seaches the middle most value of the array. If not found, the module decides whether to search the upper or lower half depending on if the value found at the middle is higher or lower than the the desired value. Needs RAM to be sorted ascending to work.
       8
9
10
11
     12344567890122345678901233456789012344567890123345567
                                      utilizes clk input
                                                                                                                                                       resets the search (clears the output) and waits for another start sigal represents the value that you want to find inside the represents the y coordinates of the two endpoints of the line you want to draw goes high if the value A was found in the ram goes high at the end when finished if the value A was not found goes high if algorithm is finished represents the address location where the value is found
                          // utilize tik input reset // input reset // input [7:0] A // input start // output found // output done // output done // output [4:0] loc
                          module task2 (reset, clk, A, start, found, notfound, done, loc);
                                      input logic reset, clk, start;
input logic [7:0] A;|
                                      output logic found, notfound, done;
output logic [4:0] loc;
                                      task2_datapath d_unit (.*);
task2_control c_unit (.*);
                          endmodule
                         module task2_tb ();
  logic reset, clk;
  logic [7:0] A;
  logic [4:0] loc;
  logic start, found, notfound, done;
                                          // Clock logic
parameter CLOCK_PERIOD = 5; // Increase clock frequency
initial begin
    clk <= 0;
    forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
                                            end
                                            task2 dut (.*);
                                        initial begin
A <= 8'b00000000; start <= 1'b0;
reset <= 1; @(posedge c1k);
@(posedge c1k);</pre>
                     $8 $590 662 663 669 7712 775 669 7777 775 8812 883 884 588 890 993 994 996 998 9910012034 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 8812 11007 881
                                                // test very end start <= 1'b1; reset <= 0; A <= 8'b00000000; repeat (16) @(posedge clk);
                                                  reset <= 1; @(posedge clk); // check if reset works
start <= 1'b0; @(posedge clk);</pre>
                                                // test lowest value of binary search that takes the longest time start <= 1'b1; reset <= 0; A <= 8'b00000001; repeat (16) @(posedge clk);
                                                start <= 1'b0;
reset <= 1; @(posedge clk);
    @(posedge clk);</pre>
                                                 // test highest value (edge case)
start <= 1 bl; reset <= 0; A <= 8'd31;
repeat (24) @(posedge clk);</pre>
                                                // test highest value of binary search that takes the longest time start <= 1'b1; reset <= 0; A <= 8'd30; repeat (16) @(posedge clk);
                                                  // test a value of binary search in the middle that takes the longest time // to test that going up and down works start <= 1'bl; reset <= 0; A <= 8'd16; repeat (16) @(posedge clk);
                                                // test finding the value immediately
start <= 1'b1; reset <= 0; A <= 8'd15;
repeat (16) @(posedge clk);</pre>
                                                 start <= 1'b0;
reset <= 1; @(posedge clk);
    @(posedge clk);</pre>
                                                 // test value not in array
start <= 1'b1; reset <= 0; A <= 8'b11111111;
repeat (24) @(posedge c1k);
start <= 1'b0; @(posedge c1k); @(posedge c1k);</pre>
                                                 $stop;
```

115 end 116 117 endmodule

6) my_array.mif

```
-- Copyright (C) 2017 Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other
-- applicable license agreement, including, without limitation,
-- that your use is for the sole purpose of programming logic
-- devices manufactured by Intel and sold by Intel or its
-- authorized distributors. Please refer to the applicable
-- agreement for further details.
-- Quartus Prime generated Memory Initialization File (.mif)
WIDTH=8;
DEPTH=32;
ADDRESS_RADIX=UNS;
DATA_RADIX=UNS;
CONTENT BEGIN
       0
               0;
       1
               1;
       2
               2;
       3
               3;
        4
               4;
        5
               5;
        6
               6;
        7
               7;
        8
               8;
        9
               9;
           :
        10
           :
               10;
        11
               11;
        12
               12;
        13
                13;
        14
                14;
        15
                15;
        16
                16;
        17
               17;
        18
           :
               18;
        19
               19;
           :
        20 :
               20;
        21
           :
               21;
       22 :
               22;
       23 :
               23;
        24 :
               24;
        25 :
               25;
        26 :
               26;
        27 :
               27;
        28 :
               28;
        29 :
               29;
        30 :
               30;
        31 :
               31;
END;
```

```
Date: November 13, 2024
                                                                                                                                                                                                                         Project: DE1_SoC
                                                                                                                   ram32x8.v
                   // megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
          3
          4
                    // MODULE: altsyncram
          6
7
8
9
                           File Name: ram32x8.v
                           Megafunction Name(s):
                                                 altsyncram
        10
       11
12
                          Simulation_Library Files(s):
                                               altera_mf
       13
                           **************
       14
                           THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
       15
       16
17
                           17.0.0 Build 595 04/25/2017 SJ Lite Edition
       18
       19
                  //Copyright (C) 2017 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other
//applicable license agreement, including, without limitation,
//that your use is for the sole purpose of programming logic
//devices manufactured by Intel and sold by Intel or its
//authorized distributors. Please refer to the applicable
//agreement for further details.
        20
       21
22
        25
       26
27
        28
       29
30
       31
32
        33
       34
35
        36
                   // synopsys translate_off
timescale 1 ps / 1 ps
// synopsys translate_on
        39
        40
                   module ram32x8 (
       41
                           address,
       42
                           clock,
       43
44
45
46
47
48
                           data,
                           wren,
                           q);
                    input [4:0] address;
input clock;
input [7:0] data;
input wren;
output [7:0] q;
ifndef ALTERA_RESERVED_QIS
       49
        50
       51
52
                   // synopsys translate_off endif
       53
54
55
56
57
                                              clock;
                      ifndef ALTERA_RESERVED_QIS
                   // synopsys translate_on
endif
        58
       59
60
                          wire [7:0] sub_wire0;
wire [7:0] q = sub_wire0[7:0];
       61
       62
63
                          altsyncram altsyncram_component (
.address_a (address),
.clock0 (clock),
.data_a (data),
.wren_a (wren),
       64
65
66
        67
                                                .wren_a (wren),
.q_a (sub_wire0),
.aclr0 (1'b0),
.aclr1 (1'b0),
.address_b (1'b1),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
        68
       69
70
```

```
.byteena_a (1'b1),
.byteena_b (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
.data_b (1'b1),
.eccstatus (),
.q_b (),
.rden_a (1'b1),
    75
76
77
78
79
80
    81
82
83
    84
85
                                                                                      .rden_a (1'b1),
.rden_b (1'b1),
.wren_b (1'b0));
     86
     87
                                          defparam
                                                       altsyncram_component.clock_enable_input_a = "BYPASS", altsyncram_component.clock_enable_output_a = "BYPASS", altsyncram_component.init_file = "my_array.mif", altsyncram_component.intended_device_family = "Cyclone V", altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO", altsyncram_component.lpm_type = "altsyncram", altsyncram_component.lpm_type = "altsyncram",
     88
     89
      90
    91
92
     93
    94
95
                                                       altsyncram_component.numwords_a = 32,
altsyncram_component.operation_mode = "SINGLE_PORT",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.outdata_reg_a = "UNREGISTERED",
altsyncram_component.power_up_uninitialized = "FALSE",
altsyncram_component.ram_block_type = "M10K",
altsyncram_component.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
altsyncram_component.widthad_a = 5,
altsyncram_component.width_a = 8,
altsyncram_component.width_byteena a = 1.
                                                         altsyncram_component.numwords_a = 32,
    96
97
98
     99
 100
 101
 102
                                                        altsyncram_component.width_byteena_a = 1;
 103
 104
 105
 106
                            endmodule
 107
 108
 109
                                           CNX file retrieval info
 110
                                           Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
 111
                                        RETRIEVAL INTO: PRIVATE: ADDRESSSIALL_A NUMERIC 'O'
RETRIEVAL INFO: PRIVATE: AC1rAddr NUMERIC 'O''
RETRIEVAL INFO: PRIVATE: AC1rByte NUMERIC 'O''
RETRIEVAL INFO: PRIVATE: AC1rData NUMERIC 'O''
RETRIEVAL INFO: PRIVATE: BYTE_ENABLE NUMERIC 'O''
RETRIEVAL INFO: PRIVATE: BYTE_SIZE NUMERIC ''O''
RETRIEVAL INFO: PRIVATE: BlankMemory NUMERIC ''O''
RETRIEVAL INFO: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC ''O''
RETRIEVAL INFO: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC ''O''
RETRIEVAL INFO: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC ''O''
 112
 113
114
115
116
117
 118
 \overline{119}
                                         Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
Retrieval info: PRIVATE: Clken NUMERIC "O"
Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "O"
Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
 120
 \overline{121}
 125
 126
                                        Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
Retrieval info: PRIVATE: MIFFILENAMERIC "32"
Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "32"
Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
Retrieval info: PRIVATE: Regaddr NUMERIC "1"
Retrieval info: PRIVATE: Regaddr NUMERIC "1"
Retrieval info: PRIVATE: Regoutput NUMERIC "0"
Retrieval info: PRIVATE: REGOUTPUT NUMERIC "0"
Retrieval info: PRIVATE: REGOUTPUT NUMERIC "0"
 127
128
129
 130
131
132
133
134
 135
 136
                                         Retrieval info: PRIVATE: RegOutput NUMERIC "O"
Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
Retrieval info: PRIVATE: SingleClock NUMERIC "1"
Retrieval info: PRIVATE: USEDQRAM NUMERIC "1"
Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "O"
Retrieval info: PRIVATE: WidthAddr NUMERIC "5"
Retrieval info: PRIVATE: widthData NUMERIC "8"
Retrieval info: PRIVATE: rden NUMERIC "O"
Retrieval info: LIBRARY: altera mf altera mf altera mf component
 137
 138
 139
 140
 141
 142
143
                             // Retrieval info: FRIVALE. Iden NomERIC
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
 144
145
146
```

```
Retrieval info: CONSTANT: INIT_FILE STRING "ram32x8.mif"
Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
Retrieval info: CONSTANT: LPM_HINT STRING "BABLE_RUNTIME_MOD=NO"
Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "32"
Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "5"
Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "5"
Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
Retrieval info: USED_PORT: address 0 0 5 0 INPUT NODEFVAL "address[4..0]"
Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "[7].0]"
Retrieval info: USED_PORT: wren 0 0 0 INPUT NODEFVAL "[7].0]"
Retrieval info: USED_PORT: data 0 0 8 0 OUTPUT NODEFVAL "[7].0]"
Retrieval info: CONNECT: @address_a 0 0 5 0 address 0 0 5 0
Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
Retrieval info: CONNECT: @clock0 0 0 0 0 oven 0 0 0
Retrieval info: CONNECT: @clock0 0 0 0 0 wren 0 0 0
Retrieval info: CONNECT: @clock0 0 0 0 0 wren 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 8 0 data 0 0 8 0
Retrieval info: CONNECT: @ven_a 0 0 8 0 data 0 0 8 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retrieval info: CONNECT: @ven_a 0 0 0 0 wren 0 0 0 0
Retr
  148
  149
  150
  151
  152
  153
154
155
156
157
158
  159
 160
  161
  162
  163
  164
  165
  166
  167
  168
                                                                                                                                             info: CONNECT: @wata_a 0 0 0 0 data 0 0 8 0 info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0 info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0 info: GEN_FILE: TYPE_NORMAL ram32x8.v TRUE info: GEN_FILE: TYPE_NORMAL ram32x8.inc FALSE info: GEN_FILE: TYPE_NORMAL ram32x8.cmp FALSE info: GEN_FILE: TYPE_NORMAL ram32x8.bsf FALSE info: GEN_FILE: TYPE_NORMAL ram32x8.inst.v FALSE info: GEN_FILE: TYPE_NORMAL ram32x8_inst.v FALSE info: GEN_FILE: TYPE_NORMAL ram32x8_inst.v FALSE
  169
                                                                   Retrieval
  170
                                                                    Retrieval
 171
                                                                   Retrieval
172
173
                                                                   Retrieval
                                                                   Retrieval
174
175
                                                                   Retrieval
Retrieval
                                                                                                                                                 info: GEN_FILE: TYPE_NORMAL ram32x8_bb.v FALSE
 176
                                                                    Retrieval
 177
                                                                   Retrieval info: LIB_FILE: altera_mf
```

```
timescale 1ns/1ns
               // Aidan Lee, Aarin Wen
// 11/13/2024
// EE 371
Control module for the binary search task for Lab 4. Is in charge of managing states, bounds of the search
                    utilizes clk input
             // utilizes clk input
// input reset
// input [7:0] A
// input start
// input [7:0] data_out
// output notfound
// output notfound
// output done
// output to_check
// output [4:0] loc
                                                                                resets the search (clears the output) and waits for another start sigal represents the desired value that you want to find inside the RAM starts the algorithm. Waits for this value to go to high before starting the data at address to_check, received by the datapath module goes high if the value A was found in the ram goes high at the end when finished if the value A was not found goes high if algorithm is finished tells the datapath module what address to find the value of next represents the address location where the value is found
              module task2_control (reset, clk, A, data_out, start, found, notfound, done, to_check, loc);
                    input logic reset, clk, start;
                    input logic [7:0] A;
                    // Data_out - The data out of the RAM module after feeding it in an address input logic [7:0] data_out;
                    output logic found, notfound, done; // The address to check: the middle address between the upper bound and lower bound. 5 bits to match the RAM module output logic [4:0] to_check; output logic [4:0] loc;
                     // upper bounds and lower bounds of the binary search. added an extra bit so that it can hold 32 logic [5:0] upper_bound, lower_bound;
                     // next_bounds - Control signal that reports whether the upper or lower
// bounds should be adjusted for the next search. 2 bits long so that 2'b11 can
// signal to stop adjusting bounds
logic [1:0] next_bounds;
                    // control circuit
logic [2:0] ps, ns;
parameter S1 = 3'b000, S2 = 3'b001, S3 = 3'b010, S4 = 3'b011, S5 = 3'b100;
                       // internal status signal to report the value was not found (INTERNAL ONLY) {\tt logic\ change\_bounds};
                     // state logic
always_comb begin
    case (ps)
    S1: if (start == 0) ns = S1; // initial state: wait until start signal
    else ns = S2;
    S2: ns = S3; // do algorithm for one clock cycle
    S3: if (data out == A || notfound) ns = S5: // decide if algorithm should be repeated or if we are done
    else ns = S4;
    S4: ns = S2; // update bounds
    S5: if (start == 0) ns = S1; // done state
    else ns = S5;
endcase
                    endcase
end
                    // state control ff
always_ff @(posedge clk) begin
    if (reset)
       ps <= 51;
else</pre>
                    end
end
S5: begin
// edge case: if data not found, report 0
if (!notfound)
loc = to_check;
                                              done = 1;
                                      cone = 1;
end
default: begin
done = 0; loc = 0; next_bounds = 2'b11;
end
                    end
endcase
end
                    // clock logic to make upper and lower bounds assigned on correct clock cycle
always_ff @(posedge clk) begin
// default case
if (reset || start == 0) begin
upper_bound <= 32;
lower_bound <= 0;</pre>
                               end
// edge case: when value is at upper bound address 31
else if (change_bounds) begin
upper_bound <= 31;
lower_bound <= 31;
// adjust lower bounds (according to next_bounds)
end else if (next_bounds == 2*b01) begin
upper_bound <= upper_bound;
lower_bound <= to_check + 1;
// adjust upper bounds (according to next_bounds)
```

```
end else if (next_bounds == 2'b00) begin
                          upper_bound <= to_check + 1;
lower_bound <= lower_bound;
116
117
                      // otherwise, don't touch the bounds. usually for initial run, or when algo finishes end else begin upper_bound <= upper_bound;
118
119
120
121
122
                          lower_bound <= lower_bound;</pre>
                     end
123
               end
124
125
               // calculation to determine whether to check the upper half or lower half for binary search
               assign to_check = ((upper_bound - lower_bound)/2) + lower_bound - 1;

// reports that the correct value was found once finished running algorithm
126
127
128
129
               // reports that the correct value was rassign found = (data_out == A) && done; 
// signal to change bounds
               assign change_bounds = ((upper_bound == 32) && (lower_bound == 31));

// signal to check that the value was not found (triggers at the end when finished)
assign notfound = ((upper_bound - lower_bound) == 1) && (data_out != A);
130
131
132
133
134
135
136
         endmodule
        module control_tb ();
137
138
             logic reset, clk, start;
139
140
141
142
143
             logic [7:0] A;
             logic [7:0] data_out;
144
145
             logic found, notfound, done;
146
147
148
             logic [4:0] to_check;
logic [4:0] loc;
149
150
             // Clock logic
             parameter CLOCK_PERIOD = 5; // Increase clock frequency
152 ⊟
              initial begin
153
154
155
                   c1k \ll 0;
                   forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
156
157
             task2_control dut (.*);
159 ⊟
             initial begin
160
                    161
162
163
164
                    // check not finding it (should try to go down in address start <= 1'b1; reset <= 0; A <= 8'b000000000; data_out <= 8'd15; repeat (8) @(posedge clk);
165
166
167
168
169
                    reset <= 1; start <= 1'b0; @(posedge clk);</pre>
170
                                     @(posedge clk);
171
172
173
                      // check finding it
                      start <= 1'b1; reset <= 0; A <= 8'b00000000; data_out <= 8'b0; repeat (8) @(posedge clk);
174
175
176
177
178
                      $stop;
              end
179
180
181
         endmodule
```

```
timescale 1ns/1ns
  2
           // Aidan Lee, Aarin Wen
// 11/13/2024
// EE 371
  3
4
5
6
7
8
9
           // EE 3/1
// Lab 4
// Lab 4
//
// Datapath module for the binary search task for Lab 4. Is in charge of storing memory,
// and telling the control module what value is at every address it looks for.
           // and terring the contro
//
// utilizes clk input
// input to_check
// output [7:0] data_out
10
tells the datapath module what address to find the value of next represents the address location where the value is found
           module task2_datapath (to_check, clk, data_out);
                 input logic [4:0] to_check;
input logic clk;
output logic [7:0] data_out;
                       32x8 ram module, instantiated using the built in methods taught in lab 2 takes in a Sbit address to check the value currently in that address to find the desired value takes in a clock input
                 // 32x8 ram module, instantiated using the built in methods taught in Tab 2
// takes in a 5bit address to check the value currently in that address to find the def
// takes in a clock input
// takes in data (doesn't matter. never reading)
// takes in wren as a write enable (which is always 0, never going to matter)
// outputs 8bit data_out to reveal what's in the ram at the given address
ram32x8 ram (.address(to_check), .clock(clk), .data(1'b1), .wren(1'b0), .q(data_out));
           endmodule
           module datapath_tb ();
                 logic [4:0] to_check;
logic clk;
logic [7:0] data_out;|
                  // Clock logic
                 parameter CLOCK_PERIOD = 5; // Increase clock frequency
initial begin
    clk <= 0;</pre>
        41
42
43
44
45
46
47
48
49
51
52
53
55
56
                           forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
                  task2_datapath dut (.*);
        ⊟
                 initial begin
                        // check whats in every address
for (int i = 0; i < 32; i++) begin
   to_check = i;</pre>
        ė
                               @(posedge clk);
                        end:
                        $stop;
          endmodule
```