

Tcl Console x Messages Log


Q [Zoom In] [Zoom Out] [Fit] [Close] [Run] [Pause] [Step Back] [Step Forward] [Add] [Previous] [Next] [Find] [Close]

```
# send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start with
# }
# }
# run 1000ns
Testing D Flip-Flop
Testing T Flip-Flop
Testing JK Flip-Flop
q_t: 1
Final States - q_jk: 0, q_d: 0, q_t: 1
$stop called at time : 50 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/pro
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SR_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9077
```

<

Type a Tcl command here

×



D_flipflop.v



/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srscs/sources_1/new/D_flipflop.v



```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: Anjan Prasad
4 // Create Date: 11/11/2024 06:21:51 AM
5 // Module Name: D_flipflop
6 ///////////////////////////////////////////////////////////////////
7
8
9 module D_flipflop (
10     input D, clk, reset,
11     output Q
12 );
13     wire S, R;
14
15     assign S = D;
16     assign R = ~D;
17
18     SR_flipflop sr_ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(Q));
19 endmodule
20
```

T_flipflop.v



/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srscs/sources_1/new/T_flipflop.v



```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: Anjan Prasad
4 // Create Date: 11/11/2024 06:21:51 AM
5 // Module Name: T_flipflop
6 ///////////////////////////////////////////////////////////////////
7
8
9 module T_flipflop (
10     input T, clk, reset,
11     output Q
12 );
13     wire S, R;
14
15     assign S = T & ~Q; // Toggle logic: set when T=1 and Q=0
16     assign R = T & Q;  // Toggle logic: reset when T=1 and Q=1
17
18     SR_flipflop sr_ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(Q));
19 endmodule
20
```



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/11/2024 06:29:36 AM
5  // Module Name: SR_conversion_tb
6  ///////////////////////////////////////////////////////////////////
7  module SR_conversion_tb;
8      reg J, K, D, T, clk, reset;
9      wire q_jk, q_d, q_t;
10
11      SR_conversion DUT (.J(J),.K(K),.D(D),.T(T),.clk(clk),.reset(reset),.q_jk(q_jk),.q_d(q_d),.q_t(q_t));
12      initial begin
13          clk = 0;
14          forever #5 clk = ~clk;
15      end
16      initial begin
17          reset = 1; J = 0; K = 0; D = 0; T = 0;
18          #10 reset = 1;
19          #10 reset = 0;
20          // Test JK Flip-Flop
21          $display("Testing JK Flip-Flop");
22          J = 0; K = 0; #10; // Hold
23          J = 1; K = 0; #10; // Set
24          J = 0; K = 1; #10; // Reset
25          J = 1; K = 1; #10; // Toggle
26          $display("q_jk: %b", q_jk);
27          #20 $stop;
28      end
29      initial begin
30          // Test D Flip-Flop
31          $display("Testing D Flip-Flop");
32          D = 0; #30; // Set D to 0
33          D = 1; #10; // Set D to 1
34          D = 0; #10; // Set D back to 0
35          $display("q_d: %b", q_d);
36          #20 $stop;
37      end
38      initial begin
39          // Test T Flip-Flop
40          $display("Testing T Flip-Flop");
41          T = 0; #10; // Hold
42          T = 1; #10; // Toggle
43          T = 1; #10; // Toggle again
44          $display("q_t: %b", q_t);
45
46          // Final hold state
47          $display("Final States - q_jk: %b, q_d: %b, q_t: %b", q_jk, q_d, q_t);
48          #20 $stop;
49      end
50  endmodule
```