



```
x Untitled 6*
rom 15x15.v
             x tb rom 15x15.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 088/project 1/project 1.srcs/sources 1/new/rom 15x15.v
                 X 🗎 🖿 X //
Q
 1
        timescale 1ns / 1ps
 2 🖨
        3 ¦
        '// Engineer: Anjan Prasad
 4
        // Create Date: 12/18/2024 11:17:26 AM
 5 ¦
        // Module Name: rom 15x15
 6 🖒
        7
 8 🖨
        module rom 15x15 (
 9 ¦
            input [3:0] addr,
                                // 4-bit address (15 locations require 4 bits)
            output reg [14:0] data // 15-bit data output
10
11
        );
12
13
            // ROM storage
14
            reg [14:0] rom [14:0];
15
16 🖨
            initial begin
17
                rom[0] = 15'b000000100000001;
     0
18
                rom[1] = 15'b0000100000000010;
     0
19
                rom[2] = 15'b0000000000000011;
     0
               rom[3] = 15'b0000000000000100;
20
     0
               rom[4] = 15'b000000100000101;
21
     Ó
               rom[5] = 15'b000000000000110;
22
     0
               rom[6] = 15'b000100000000111;
23
     0
24
                rom[7] = 15'b000000001001000;
     00
25
                rom[8] = 15'b0000000000001001;
26
                rom[9] = 15'b0000000000001010;
     0
27
                rom[10] = 15'b0000000000001011;
     0
28
               rom[11] = 15'b000001001001100;
     0
29
               rom[12] = 15'b000100000001101;
     0
30
               rom[13] = 15'b0000000000001110;
31
               rom[14] = 15'b010000001001111;
32 🖒
            end
33 :
34
            // Read data based on address
35 🖨
     0
            always @(*) begin
36
               data = rom[addr]:
37 🖒
            end
38
39 🖒
        endmodule
Tcl Console
          Messages
                    Log
```

```
rom 15x15.v
             x tb rom 15x15.v
                               x Untitled 6*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 088/project 1/project 1.srcs/sim 1/new/tb rom 15x15.v
                         ■ × //
Q
 1
        timescale 1ns / 1ps
 2 🖨
        3 ¦
        '// Engineer: Anjan Prasad
 4
        // Create Date: 12/18/2024 11:19:40 PM
 5 ¦
        // Module Name: tb rom 15x15
 6 🖒
        7
 8 🖨
        module tb rom 15x15;
 9 ¦
            req [3:0] addr;
10
            wire [14:0] data;
11
12
            rom 15x15 DUT (
13
                .addr(addr),
14
                .data(data)
15
            );
16
17 🖨
            initial begin
18
                $display("Address
                                  Data");
                $monitor("%4b
19
                               %d", addr, data);
20
21
                addr = 4'b0000; #10; // Read data at address 0
     0
22
                addr = 4'b0001; #10;
     0
                addr = 4'b0010; #10;
23
     0
24
                addr = 4'b0011; #10;
     0
25
                addr = 4'b0100; #10;
     0
26
                addr = 4'b0101; #10;
     0
27
                addr = 4'b0110; #10;
     0
28
                addr = 4'b0111; #10;
     0
29
                addr = 4'b1000; #10;
     0
                addr = 4'b1001; #10;
30
     0
31
                addr = 4'b1010; #10;
     0
                addr = 4'b1011; #10;
32
     0
                addr = 4'b1100; #10;
33
     0
                addr = 4'b1101; #10;
34
     0
35
                addr = 4'b1110: #10: // Read data at address 14
36
37
     \bigcirc
                $stop;
38
            end
39 🖒
        endmodule
Tcl Console
          Messages
                    Log
```