



sequence counter 0110.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_066/project_1/project_1.srcs/sources_1/new/sequence_counter_0110

```
■ × //
1
        timescale 1ns / 1ps
2 🖨
        3 ¦
        // Engineer: Anjan Prasad
4
        // Create Date: 11/26/2024 08:51:42 AM
5 ¦
        // Module Name: sequence counter 0110
6 🖨
        7 ¦
8 🖨
        module sequence counter 0110(
9 ¦
            input clk,
                            // Clock signal
10
            input reset,
                             // Active high reset
11
                              // Serial input
            input in,
12
            output reg detected // High when sequence 0110 is detected
13
14
            // State encoding as parameters
15
            localparam S0 = 3'b000, // Initial state
16
                      S1 = 3'b001, // Detected '0'
17
                      S2 = 3'b010, // Detected '01'
18
                      S3 = 3'b011, // Detected '011'
19
                      S4 = 3'b100; // Detected '0110'
20
21
            reg [2:0] current_state, next_state;
22
23 🖨
            always @(posedge clk or posedge reset) begin
24 🖨
               if (reset)
25
     0
                   current state <= S0; // Reset to initial state</pre>
26
               else
27 🖒
                   current state <= next state;
     0
28 🛆
            end
29 🖨
            always @(*) begin
30
               // Default assignments
31
               next state = current state;
32
     0
               detected = 1'b0;
33
34 🖨
               case (current state)
35
     \circ
                   S0: if (in == 1'b0) next state = S1; // Transition to S1 on '0'
36 🖨
                   S1: if (in == 1'b1) next state = S2; // Transition to S2 on '1'
37 🛆
                       else next state = S1;
                                                    // Stay in S1 on '0'
38 ₫
     0
                   S2: if (in == 1'b1) next state = S3; // Transition to S3 on '1'
39 🖒
                       else next_state = S0;
                                                     // Back to S0 on '0'
40 页
     \circ
                   S3: if (in == 1'b0) next state = S4; // Transition to S4 on '0'
     0
41 🛆
                                                     // Back to S2 on '1'
                       else next state = S2;
     0
42 🖨
                   S4: begin
     \circ
43 :
                       detected = 1'b1;
                                                     // Seauence detected
     0
44 🖨
                       if (in == 1'b0) next state = S1; // Allow overlapping detection
45 🛆
                       else next state = S2;
46 🛆
     0
47
                   default: next state = S0;  // Default state
48 🖒
               endcase
49 🛆
            end
50 🛆
        endmodule
         <
```

sequence_counter_0110_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_066/project_1/project_1.srcs/sim_1/new/sequence_counter_0110_tb.

```
Q
1
        timescale 1ns / 1ps
2 🖨
       3 ¦
        // Engineer: Anjan Prasad
4
        // Create Date: 11/26/2024 09:08:55 AM
5 ¦
        // Module Name: sequence counter 0110 tb
6 🖨
        7 ¦
8 🖨
        module sequence counter 0110 tb;
9 ¦
           reg clk, reset, in;
10
           wire detected;
11
12
           sequence counter 0110 DUT (
13
           .clk(clk),.reset(reset),.in(in),.detected(detected)
14
           );
15
16 🖨
           initial begin
     0
17
               clk = 0;
18
               forever #5 clk = ~clk;
19 🖨
           end
20
21 🖨
           initial begin
22
23
               reset = 1;
     0
24
               in = 0;
25
     0
26
               #10 \text{ reset} = 0;
                                // Release reset
27
28
               // Apply test sequence: 01100110
29
     0
               #10 in = 0;
                                // S1
     0
30
               #10 in = 1;
                                // S2
     0
                                // S3
31
               #10 in = 1;
     0
32
               #10 in = 0;
                                // S4 (detected = 1)
     0
33
               #10 in = 0;
     0
34
               #10 in = 0;
35
     0
               #10 in = 1;
     0
36
               #10 in = 1;
37
     0
               #10 in = 1;
     0
38
               #10 in = 0;
39
     \bigcirc
40
               #10 $stop;
41 🖒
           end
42
43 🖨
           initial begin
     0
44
               $monitor("Time: %0t | in = %b | detected = %b ",
45
                       $time, in, detected);
46 🛆
           end
47
        endmodule
48
```