


INFO: [USF-XSim-97] XSim simulation ran for 1000ns



```
x mux 4 to 1.v x mux comp tb.v x Untitled 2
mux comp.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_032/project_1/project_1.srcs/sources_1/new/mux_comp.v
   1 📥
: // Engineer: Anjan Prasad
   // Create Date: 10/23/2024 06:10:57 AM
   // Module Name: mux comp
8
9
   module mux comp(
10
      input a,b,
11
      output lessThan, greaterThan, equalTo
12
      );
13
14
      mux 4 to 1 M1(4'b1001,{a,b},equalTo);
15
      mux 4 to 1 M2(4'b0100, \{a,b\}, lessThan);
16
      mux 4 to 1 M3(4'b0010, \{a,b\}, greaterThan);
17
18
   endmodule
19
```

```
mux comp.v
           \times mux 4 to 1.v \times mux comp tb.v \times Untitled 2
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_032/project_1/project_1.srcs/sim_1/new/mux_comp_tb.v
                X 📵 🛍 X // 🖩 ♀
Q.
       timescale 1ns / 1ps
2 🖨
       3 ¦
       '// Engineer: Anjan Prasad
       // Create Date: 10/23/2024 06:19:02 AM
 4
5
       '// Module Name: mux comp tb
6 🖒
       7
8
9 🖨
       module mux comp tb;
10
           reg a,b;
11
          wire lessThan, greaterThan, equalTo;
12
           mux_comp DUT(a,b,lessThan, greaterThan, equalTo);
13 🖨
              initial begin
14
                 $display("a, b lessThan greaterThan equalTo");
15
                 $monitor("%b, %b %b
                                         %b
                                                  %b",a,b,lessThan, greaterThan, equalTo);
    0
16
                 a=0; b=0; #10;
    0
17
                 a=0; b=1; #10;
     0
18
                 a=1; b=0; #10;
19
                 a=1; b=1; #10;
20
21
     \bigcirc
                 $finish;
22 🖒
              end
23 占
       endmodule
24
```

```
x mux 4 to 1.v x mux comp tb.v x Untitled 2 x
mux comp.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_032/project_1/project_1.srcs/sources_1/new/mux_4_to_1.v
      1 (=)
2 (=)
      3
      '// Engineer: Anjan Prasad
      // Create Date: 10/23/2024 06:11:25 AM
5 ¦
      // Module Name: mux 4 to 1
6 🖒
      7
8
9
      module mux 4 to 1(
10
         input [3:0]a,
11
         input [1:0] sel,
12
         output y);
13
14
   \circ
           assign y = a[sel];
15
16
      endmodule
17
```