







```
half_adder.v × ha_tb.v × full_adder.v × fa_tb.v × Untitled 8
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_006/project_1/project_1.srcs/sources_1/new/full_adder.v
   1
      timescale lns/lps
2 🕏
      3 | 4 |
      1// Engineer: Anjan Prasad
      '// Create Date: 09/27/2024 08:41:55 PM
5 ¦
      :// Module Name: half adder
6⊝
      7 T
8 🖨
      module full_adder (
9 i
      input a,
10
      input b,
      input cin,
11 :
12 :
      coutput sum,
13 :
      loutput cout);
    lassign sum = (a^b^cin);
14
    assign cout = (a&&b)||(b&&cin)||(a&&cin);
15
16 🖒
      endmodule
```

```
x ha tb.v x full adder.v x fa tb.v x Untitled 8
half adder.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 006/project 1/project 1.srcs/sim 1/new/fa tb.v
    1 (1)
2 (2)
3 :
4 :
        timescale lns / lps
        '// Engineer: Anjan Prasad
        !// Create Date: 09/27/2024 08:41:55 PM
 5 ¦
        :// Module Name: half adder
 6 \bigcirc
        7
 8
9 i
        module fa tb;
10 :
        req a,b,cin;
        wire sum, cout;
11
        ;full adder DUT (a,b,cin,sum,cout);
12
13
14
15
        initial begin
16
        #10 a = 0; b = 0; cin = 0;
17
        \#10 \ a = 0; \ b = 0; \ cin = 1;
18
        \#10 = 0; b = 1; cin = 0;
        #10 a = 0: b = 1: cin = 1:
19
20
        #10 a = 1: b = 0: cin = 0:
21
        \#10 \text{ a} = 1: b = 0: cin = 1:
        #10 a = 1: b = 1: cin = 0:
22
        #10 a = 1: b = 1: cin = 1:
23
24
25
26
        !end
27
28
        endmodule
```



