



/home/itzzinfinity/Cozy Drive/100daysofRTL/day_061/project_1/project_1.srscs/sources_1/new/UniversalShiftRegister.v



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/21/2024 08:55:45 AM
5  // Module Name: UniversalShiftRegister
6  ///////////////////////////////////////////////////////////////////
7
8
9  module UniversalShiftRegister (
10     input wire [3:0] data_in,
11     input wire clk, reset,
12     input wire shift_in_left,
13     input wire shift_in_right,
14     input wire [1:0] mode,          // Mode select: 00-Hold, 01-Shift Right, 10-Shift Left, 11-Parallel Load
15     output wire [3:0] data_out
16 );
17
18     wire [3:0] mux_out;             // Outputs of the multiplexers
19     wire [3:0] q;                  // Outputs of the D flip-flops
20
21     Mux4to1 mux0 (.in0(q[0]), .in1(shift_in_right), .in2(q[1]), .in3(data_in[0]), .sel(mode), .out(mux_out[0]));
22     Mux4to1 mux1 (.in0(q[1]), .in1(q[0]), .in2(q[2]), .in3(data_in[1]), .sel(mode), .out(mux_out[1]));
23     Mux4to1 mux2 (.in0(q[2]), .in1(q[1]), .in2(q[3]), .in3(data_in[2]), .sel(mode), .out(mux_out[2]));
24     Mux4to1 mux3 (.in0(q[3]), .in1(q[2]), .in2(shift_in_left), .in3(data_in[3]), .sel(mode), .out(mux_out[3]));
25
26     D_FF dff0 (.d(mux_out[0]), .clk(clk), .reset(reset), .q(q[0]));
27     D_FF dff1 (.d(mux_out[1]), .clk(clk), .reset(reset), .q(q[1]));
28     D_FF dff2 (.d(mux_out[2]), .clk(clk), .reset(reset), .q(q[2]));
29     D_FF dff3 (.d(mux_out[3]), .clk(clk), .reset(reset), .q(q[3]));
30
31     assign data_out = q;
32
33 endmodule
34
```





```
UniversalShiftRegister.v x Mux4to1.v x D_FF.v x UniversalShiftRegister_tb.v x Untitled 3* x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_061/project_1/project_1.srscs/sources_1/new/D_FF.v

1 module D_FF (
2     input wire d, clk, reset,
3     output reg q
4 );
5     always @(posedge clk or posedge reset) begin
6         if (reset)
7             q <= 1'b0;
8         else
9             q <= d;
10    end
11 endmodule
12
```

