



```
SISO.v*
        x SISO tb.v x Untitled 12 x
                                                                                                                                  ? 🗗 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_055/project_1/project_1.srcs/sources_1/new/SISO.v
      *
       timescale 1ns / 1ps
2 🖨
       1// Engineer: Anjan Prasad
       // Create Date: 11/15/2024 10:16:08 AM
       // Module Name: SISO
       8 🖨
       module SISO(
9
          input clk, reset, serial in,
10
          output serial out
11
12
13
          wire q2, q1, q0;
14
15
          D flipflop D3 (.d(serial in), .clk(clk), .reset(reset), .Q(q2));
16
          D flipflop D2 (.d(q2), .clk(clk), .reset(reset), .Q(q1));
17
          D flipflop D1 (.d(q1), .clk(clk), .reset(reset), .Q(q0));
18
          D flipflop D0 (.d(q0), .clk(clk), .reset(reset), .Q(serial out));
19
20 🖒
       endmodule
21
22 🖨
       module D flipflop(
23
          input clk, reset, d,
24
          output reg Q
25
          );
26
27 🖨
          always @(posedge clk) begin
28 🖨
             if (reset)
29
                 Q \le 1'b0;
30 ¦
              else
31 🖒
                 0 <= d:
32 🖒
          end
33
34 🖒
       endmodule
```

```
SISO.v x SISO_tb.v x Untitled 12 x
                                                                                                                                           ? 🗗 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_055/project_1/project_1.srcs/sim_1/new/SISO_tb.v
       ★ | → | X | ■ | ■ | X | // | ■ | ♀
                                                                                                                                               *
 1 🖨
        timescale 1ns / 1ps
        // Engineer: Anjan Prasad
        // Create Date: 11/15/2024 10:21:47 AM
        1// Module Name: SISO tb
        module SISO_tb;
 9
           reg clk, reset, serial in;
10
           wire serial out;
11
12
           SISO uut (
13
               .clk(clk),
14
               .reset(reset),
15
               .serial in(serial in),
16
               .serial out(serial out)
17
           );
18
           initial begin
19
               clk = 0:
20
               forever #5 clk = ~clk; // 10 ns period
21
           end
22
           initial begin
23
               reset = 1;
24
               serial in = 0;
25
               #10 \text{ reset} = 0;
26
               #10 serial in = 1; // Input '1' -> expect serial out = 0 after 4 cycles
27
               #10 serial in = 0;
28
               #10 serial in = 1;
29
               #10 serial in = 1;
30
               #10 serial in = 0;
31
               #10 serial in = 1;
32
               #10 serial in = 0;
33 ¦
               #50;
34
               reset = 1;
35
               #10 \text{ reset} = 0;
36
               #20 $stop;
37
           end
38
        endmodule
39
```