sync\_fifo\_tb.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day\_089/project\_1/project\_1.srcs/sim\_1/new/sync\_fifo\_tb.v **■** × // Q 1 timescale 1ns / 1ps 2 🖨 3 ¦ // Engineer: Anjan Prasad 4 // Create Date: 12/19/2024 08:30:28 AM 5 ¦ // Module Name: sync\_fifo\_tb 6 🖒 7 : 8 🖨 module sync fifo tb; 9 10 parameter DATA WIDTH = 8; 11 parameter DEPTH = 16; 12 13 reg clk, reset, wr en, rd en; 14 reg [DATA WIDTH-1:0] data in; 15 wire [DATA WIDTH-1:0] data out; 16 wire full, empty; 17 18 sync fifo #(.DATA WIDTH(DATA WIDTH), .DEPTH(DEPTH)) DUT ( 19 .clk(clk),.reset(reset), 20 .wr\_en(wr\_en),.rd\_en(rd\_en), 21 .data\_in(data\_in),.data\_out(data\_out), 22 .full(full),.empty(empty) 23 ); 24 25  $\circ$ always #5 clk =  $\sim$ clk; 26 27 🖨 initial begin 28 29 clk = 0; reset = 1; wr en = 0; rd en = 0; data in = 0; 30 #10 reset = 0:31 32 \$display("Writing Data into FIF0..."); // Write data into the FIF0 33 🖨 repeat (5) begin 0 34 @(posedge clk); 35 0 wr en = 1; rd en = 0; 0 36 data in = \$random % 256; // Random 8-bit data 37 0 \$display("Time: %0t | Writing: %0d", \$time, data in); 38 🖒 end 39 wr en = 0;40 41 \$display("Reading Data from FIF0..."); // Read data from the FIFO 0 repeat (5) begin 42 🖨 0 43 @(posedge clk); 0 44 rd en = 1; wr en = 0;0 45 \$display("Time: %0t | Reading: %0d", \$time, data out); 46 🛆 end  $\circ$ 47 rd en = 0;48 #10 \$finish; 49 🛆 end

50 🛆

endmodule

≺

sync\_fifo.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_089/project\_1/project\_1.srcs/sources\_1/new/sync\_fifo.v

```
Q
                         1 :
        timescale 1ns / 1ps
2 🖨
        3 ¦
        √/ Engineer: Anjan Prasad
4
        // Create Date: 12/19/2024 08:28:08 AM
5 ¦
        '// Module Name: sync fifo
6 🖒
        7 :
8 🖨
        module sync fifo #(
9 ¦
           parameter DATA WIDTH = 8,
10
           parameter DEPTH = 16
11
        ) (
12
           input wire clk,rd en,wr en,reset,
13
            input wire [DATA WIDTH-1:0] data in,
           output reg [DATA WIDTH-1:0] data out,
14
15
           output reg full, empty
16
        );
17
18
           // Declare FIFO memory
19
           reg [DATA WIDTH-1:0] fifo mem [0:DEPTH-1];
20
21
            reg [$clog2(DEPTH):0] wr_ptr;
22
            req [$clog2(DEPTH):0] rd ptr;
23
            reg [$clog2(DEPTH):0] count;
24
25 🖨
           always @(posedge clk) begin
26 🖨
     0
               if (reset) begin
     0
27
                   wr_ptr <= 0;
     0
28
                   rd ptr <= 0;
     0
29
                   count \leq 0;
     0
30
                   full
                         <= 0;
31
                   empty <= 1;
32 <del>|</del>
               end
               else begin
34 🖨
     0
                   if (wr en && !full) begin
35
     0
                       fifo mem[wr ptr] <= data in;
36
     0
                      wr_ptr <= wr_ptr + 1;
37
                      count <= count + 1;
38
                   end
39 🖨
                   if (rd en && !empty) begin
     0
40
                       data out <= fifo mem[rd ptr];
     0
41
                       rd ptr <= rd ptr + 1;
     0
42
                      count <= count - 1;
43 🖨
                   end
44
45
     0
                   full <= (count == DEPTH);
     0
46
                   empty \leftarrow (count == 0);
47 🖒
               end
48 🖒
           end
49 🖒
        endmodule
50 i
```

