```
Project Summary x Schematic x basic gates.v x basic gates tb.v x
/home/itzzinfinity/Xilinx/study/100daysofRTL/day 001/Basic Gates Behavioral.srcs/sources 1/new/basic gates.v
  1 : `timescale lns / lps
 // Engineer: Anjan Prasad
   // Create Date: 09/22/2024 08:57:06 PM
   // Module Name: basic gates
 6 : // Project Name: 100DaysofRTL
   10
   input a,b,
   output reg out and, out or, out nand, out nor, out xor, out xnor);
12 :
   always @(*) begin
   out and = a&b;
14
15
   out or = a|b;
16
   out nand = ~(a&b);
17     out_nor = ~(a|b);
18 :
   out xor = a^b;
19 :
      out xnor = \sim (a^b);
20 (-) end
    endmodule
```

```
Project Summary x Schematic x basic gates.v x basic gates tb.v x
/home/itzzinfinity/Xilinx/study/100daysofRTL/day 001/Basic Gates Behavioral.srcs/sim 1/new/basic gates tb.v
  `timescale lns / lps
   // Engineer: Anjan Prasad
   // Create Date: 09/22/2024 08:57:06 PM
   // Module Name: basic gates
6 : // Project Name: 100DaysofRTL
    9
10
    module basic gates tb;
       reg a,b;
12
       wire out and, out or, out nand, out nor, out xor, out xnor;
13
       basic gates DUT (a,b, out and, out or, out nand, out nor, out xor, out xnor);
14
    initial begin
15
    #10 a = 1'b0; b = 1'b0;
16
   #10 a = 1'b0; b = 1'b1;
  #10 a = 1'b1; b = 1'b0;
17
18
   #10 a = 1'b1; b = 1'b1;
19
    end
    endmodule
20
```



