





```
LFSR.v x LFSR_tb.v x Untitled 2* x
                                                                                                                                           ? 🗗 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_060/project_1/project_1.srcs/sim_1/new/LFSR_tb.v
        ★ | → | 从 | □ | □ | X | // | □ | ♀
 1 (=)
2 (=)
3 (=)
        timescale 1ns / 1ps
        1// Engineer: Anjan Prasad
        // Create Date: 11/20/2024 08:31:43 AM
        1// Module Name: LFSR tb
        8 ¦
 9
        module LFSR_tb;
10
           reg clk, reset;
11
           wire [7:0] lfsr_out;
12
13
           // Instantiate the LFSR module
14
           LFSR DUT(.clk(clk), .reset(reset), .lfsr_out(lfsr_out));
15
16
           // Clock generation
17
           initial begin
18
               clk = 0;
     0
19
               forever #5 clk = ~clk; // 10 ns clock period
20
           end
21
22
           // Test stimulus
23
           initial begin
24
               reset = 1; // Apply reset
25
               #10 reset = 0; // Release reset
26
27
               // Observe the output over several clock cycles
28
     0
               #200;
29
30
     \bigcirc
               $stop;
           end
31
32
           // Monitor for debugging
33
           initial begin
34
     \circ
               $monitor("Time: %0dns, LFSR Output: %b", $time, lfsr out);
35
           end
36
        endmodule
37
38
```