



```
majority 7.v x majority 7 tb.v x Untitled 4* x
/home/itzzinfinity/Cozy Drive/100daysofRTL.day 041/project 1/project_1.srcs/sources_1/new/majority_7.v
Q 🗎 ← → 🐰 🖺 🛍 🗶 // 🖩 🖸
 1
 2 🖨
       3 ¦
       // Engineer: Anjan Prasad
4
       // Create Date: 11/01/2024 12:55:59 AM
5 -
       1// Module Name: majority 7
       7
8 ¦
9 🖨
       module majority 7 (
          input [6:0] in, // 7 input lines
10
11
          output out // Majority output
12
13
14
15
          wire [3:0] count;
16
17
       // Count how many inputs are high using a simple adder
18
        assign count = in[0] + in[1] + in[2] + in[3] + in[4] + in[5] + in[6];
19
20
        // Output is high if count is greater than or equal to 4
21
          assign out = (count >= 4) ? 1'b1 : 1'b0;
22
23 🖒
       endmodule
24
```

```
majority 7.v
           x majority 7 tb.v x Untitled 4*
/home/itzzinfinity/Cozy Drive/100daysofRTL.day 041/project 1/project 1.srcs/sim 1/new/majority 7 tb.v
    ■ ★ ★ X ■ ■ X // ■ 0
Q,
 1 :
 2 🖨
       3 ¦
       // Engineer: Anjan Prasad
 4
       // Create Date: 11/01/2024 01:03:20 AM
       // Module Name: majority 7 tb
 5
 6
       7
8
9 🖨
       module majority 7 tb;
10
           req [6:0] in;
11
          wire out;
12
          majority 7 dut (.in(in),.out(out));
13
14 🖨
          initial begin
15
              in = 7'b00000000; // Test case 1: Majority of Os
16
              #10;
17
              in = 7'b11111111; // Test case 2: Majority of 1s
18
              #10:
19
              in = 7'b1010101;
20
              #10;
21
              in = 7'b1000001;
22
              #10:
23
              in = 7'b1000011;
24
              #10:
25
              in = 7'b1000111;
26
              #10;
27
              $finish;
          end
28
29
30 🖒
       endmodule
```