







^

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_034/project\_1/project\_1.srscs/sim\_1/new/tb\_IC\_74148.v



```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 10/25/2024 07:11:35 AM
5  // Module Name: tb_IC_74148
6  ///////////////////////////////////////////////////////////////////
7
8  module tb_IC_74148;
9      reg [7:0] d;
10     reg En;
11     wire [2:0] a;
12     wire g;
13     wire e;
14
15     IC_74148 DUT (.d(d),.En(En),.a(a),.Group_signal(g),.Enable_output(e));
16
17     initial begin
18         En = 0;                                // Enable the encoder
19         d = 8'b00000000; #10;                   // Test case 1: All inputs are low
20         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
21         d = 8'b00000001; #10;                   // Test case 2: Input 0 is high
22         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
23         d = 8'b00000100; #10;                   // Test case 3: Input 3 is high
24         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
25         d = 8'b00100000; #10;                   // Test case 4: Input 5 is high
26         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
27         d = 8'b10000000; #10;                   // Test case 5: Input 7 is high
28         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
29         d = 8'b11111111; #10;                   // Test case 6: All inputs high
30         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
31         En = 1;                                // Test case 7: Enable signal high
32         d = 8'b00001111; #10;                   // Irrelevant when En is high
33         $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
34         $finish;
35     end
36
37 endmodule

```

Tcl Console



Messages

Log



# }

# run 1000ns

Input: 00000000, Output: a=000, g=0, e=1

Input: 00000001, Output: a=001, g=0, e=1

Input: 00000100, Output: a=000, g=0, e=1

Input: 00100000, Output: a=000, g=0, e=1

Input: 10000000, Output: a=000, g=0, e=1

Input: 11111111, Output: a=111, g=1, e=0

Input: 00001111, Output: a=111, g=1, e=1

\$finish called at time : 70 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_0

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb\_IC\_74148\_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

launch\_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak =



Type a Tcl command here