Test_lay

ary | register_file.v | tb_register_file.v | Schematic | Schematic (2)

1 Cell 62 I/O Ports 62 Nets



/home/itzzinfinity/Cozy Drive/100daysofRTL/day_075/ZZ 16 x 16 Register File/ZZ 16 x 16 Register File.srcs/sou

```
1   `timescale 1ns / 1ps
2   //////////////////////////////////////////////////////////////////////////////////
3   // Engineer: Anjan Prasad
4   // Create Date: 12/05/2024 08:22:44 AM
5   // Module Name: register_file
6   //////////////////////////////////////////////////////////////////////////////////
7
8   module register_file (
9       input clk,
10      input we,
11      input [3:0] read_addr1,
12      input [3:0] read_addr2,
13      input [3:0] write_addr,
14      input [15:0] write_data,
15      output [15:0] read_data1,
16      output [15:0] read_data2
17  );
18
19      reg [15:0] reg_file [15:0];  // 16 registers, each 16 bits wide
20
21      // Read operation (asynchronous)
22      assign read_data1 = reg_file[read_addr1];
23      assign read_data2 = reg_file[read_addr2];
24
25      // Write operation (synchronous)
26      always @(posedge clk) begin
27          if (we) begin
28              reg_file[write_addr] <= write_data;
29          end
30      end
31
32  endmodule
33
```

Tcl Console | Messages | Log

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_075/ZZ 16 x 16 Register File/ZZ 16 x 16 Register File.srcs/sim

```
1   `timescale 1ns / 1ps
2   //////////////////////////////////////////////////////////////////////////////////
3   // Engineer: Anjan Prasad
4   // Create Date: 12/05/2024 08:22:44 AM
5   // Module Name: tb_register_file
6   //////////////////////////////////////////////////////////////////////////////////
7
8
9   module tb_register_file;
10      reg clk;
11      reg we;
12      reg [3:0] read_addr1;
13      reg [3:0] read_addr2;
14      reg [3:0] write_addr;
15      reg [15:0] write_data;
16      wire [15:0] read_data1;
17      wire [15:0] read_data2;
18
19
20      register_file DUT(
21          .clk(clk),
22          .we(we),
23          .read_addr1(read_addr1),
24          .read_addr2(read_addr2),
25          .write_addr(write_addr),
26          .write_data(write_data),
27          .read_data1(read_data1),
28          .read_data2(read_data2)
29      );
30
31      always #5 clk = ~clk;
32
33      initial begin
34
35          clk = 0;
36          we = 0;
37          read_addr1 = 4'b0000;
38          read_addr2 = 4'b0001;
39          write_addr = 4'b0000;
```

Tcl Console | Messages | Log

```
40          write_data = 16'h0000;
41
42          // Write data to register 0
43          #10 we = 1; write_addr = 4'b0000; write_data = 16'hAAAA;
44          #10 we = 0; // Disable write
45
46          // Write data to register 1
47          #10 we = 1; write_addr = 4'b0001; write_data = 16'h5555;
48          #10 we = 0;
49
50          // Read data from register 0 and register 1
51          #10 read_addr1 = 4'b0000;
52          read_addr2 = 4'b0001;
53
54          // Write data to register 2
55          #10 we = 1; write_addr = 4'b0010; write_data = 16'hF0F0;
56          #10 we = 0;
57
58          // Read data from register 0 and register 2
59          #10 read_addr1 = 4'b0000;
60          read_addr2 = 4'b0010;
61
62          // End simulation
63          #20 $finish;
64      end
65
66      initial begin
67          // Monitor output
68          $monitor("Time = %0d, we = %b, write_addr = %b, write_data = %h, read_addr1 = %b, read_data1 = %h, read_addr2 = %b, read_data2 = %h",
69                   $time, we, write_addr, write_data, read_addr1, read_data1, read_addr2, read_data2);
70      end
71  endmodule
72
```

Tcl Console | Messages | Log



Tcl Console | Messages | Log

```
#   }
# }
# run 1000ns
Time = 0, we = 0, write_addr = 0000, write_data = 0000, read_addr1 = 0000, read_data1 = xxxx, read_addr2 = 0001, read_data2 = xxxx
Time = 10, we = 1, write_addr = 0000, write_data = aaaa, read_addr1 = 0000, read_data1 = xxxx, read_addr2 = 0001, read_data2 = xxxx
Time = 15, we = 1, write_addr = 0000, write_data = aaaa, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = xxxx
Time = 20, we = 0, write_addr = 0000, write_data = aaaa, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = xxxx
Time = 30, we = 1, write_addr = 0001, write_data = 5555, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = xxxx
Time = 35, we = 1, write_addr = 0001, write_data = 5555, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = 5555
Time = 40, we = 0, write_addr = 0001, write_data = 5555, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = 5555
Time = 60, we = 1, write_addr = 0010, write_data = f0f0, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = 5555
Time = 70, we = 0, write_addr = 0010, write_data = f0f0, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0001, read_data2 = 5555
Time = 80, we = 0, write_addr = 0010, write_data = f0f0, read_addr1 = 0000, read_data1 = aaaa, read_addr2 = 0010, read_data2 = f0f0
$finish called at time : 100 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_075/ZZ  16 x 16 Register File/ZZ  16 x 16 Register File.srcs/sim_1/new/tb_regi
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_register_file_behav' loaded.
```

Type a Tcl command here

Sim Time: 100 ns