







```
Project Summary x mux 2 to 1.v x Schematic x mux tb.v x
                                                                                                                ? 🗆 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 022/project 1/project 1.srcs/sim 1/new/mux tb.v
`timescale 1ns / 1ps
    // Engineer: Anjan Prasad
   // Create Date: 10/13/2024 06:16:57 PM
    // Module Name: mux tb
 8 ¦
    module mux tb;
    reg [3:0] a,b;
    req sel;
    wire [3:0] v;
13
    mux 2 to 1 DUT (a,b,sel,v);
     initial begin
16
            $display("Select line is Sel so now the output is y , where a and b are:");
17
            $monitor("
                                                         %d.
                                                                    %d
                                                                          %d", sel,y,a,b);
18  repeat(10) begin
19 #10
20
           a= $random %16 ;
      b= $random %16 ;
           sel = $random;
23
24 🖒 end
25 | $finish;
26 A end
27 A endmodule
```