



■ Test_layout







```
even_odd_checker.v x tb even_odd_checker.v x Untitled 4*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 077/project 1/project 1.srcs/sources 1/new/even odd checker.v
   1 :
       timescale 1ns / 1ps
2 🖨
       3
       '// Engineer: Anjan Prasad
4
      // Create Date: 12/07/2024 09:14:47 AM
5 ¦
       '// Module Name: even odd checker
6 🖒
       7 7
8 🖨
       module even odd checker (
9
          input [7:0] number,
          output reg is even // Output: 1 if even, 0 if odd
10
11
12
13 🖨
    \circ
          always @(*) begin
14
    \circ
             is even = ~number[0]; // Check the least significant bit (LSB)
15 点
          end
16
17 🖒
       endmodule
18
                 Log
```

```
even odd checker.v
                  x tb even odd checker.v
                                        x Untitled 4*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 077/project 1/project 1.srcs/sim 1/new/tb even odd checker.v
                timescale 1ns / 1ps
 1 :
 2 🖨
        3 ¦
        '// Engineer: Anjan Prasad
4
        // Create Date: 12/07/2024 09:17:31 AM
 5
        '// Module Name: tb even odd checker
 6 🖒
        7 7
 8 🖨
        module tb even odd checker;
 9
10
           req [7:0] number;
           wire is even;
11
12
13
           even odd checker DUT (
               .number(number),
14
15
               .is even(is even)
16
           );
17
18 🖨
           initial begin
19
20
     0
              $monitor("Time = %0d, Number = %d, Is Even = %b", $time, number, is even);
21
22
              // Test cases
23
              number = 8'd0; #10; // Test for 0 (Even)
     0
24
              number = 8'd1; #10; // Test for 1 (Odd)
     0
25
              number = 8'd2; #10; // Test for 2 (Even)
     0
26
              number = 8'd255; #10; // Test for 255 (Odd)
     0
27
              number = 8'd128; #10; // Test for 128 (Even)
     0
28
              number = 8'd15; #10; // Test for 15 (Odd)
29
     \bigcirc
               $finish;
30 🖒
           end
31
32 🛆
        endmodule
33
```