



```
k to 1 mux.v x k to 1 tb.v x Untitled 3*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 025/project 1/project 1.srcs/sources 1/new/k to 1 mux.v
   \// Engineer: Anjan Prasad
     // Create Date: 10/16/2024 07:00:13 AM
     1// Module Name: k to 1 mux
      module k to 1 mux
      \#(parameter\ N = 64) (
     input [N-1:0]a,
     input [6:0] sel,
13
      output y
        assign y = a[sel];
16 🛆
      endmodule
```

```
Project Summary x k to 1 mux.v x k to 1 tb.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 025/project 1/project 1.srcs/sim 1/new/k to 1 tb.v
   `timescale 1ns / 1ps
 // Engineer: Anian Prasad
   // Create Date: 10/16/2024 07:00:13 AM
   // Module Name: k to 1 tb
   module k to 1 tb;
 9
     req [63:0] a;
10
    reg [6:0] sel;
11
     wire y;
12
     k to 1 mux #(64) uut (
13
     .a(a).
14
     .sel(sel),
15 ¦
       .y(y)
16
     );
17
18
     initial begin
19
      a = 64'h0;
20
     #10;
21
    a = 64'hF0F0F0F0F0F0F0F0F0; // Sample input pattern
22
    for (sel = 0; sel < 64; sel = sel + 1) begin
23
      #10:
24
        $display("sel = %d, y = %b", sel, y);
25
      end
26
      $finish;
27
     end
28
   endmodule
```