



```
x Untitled 1
fq divider even.v
              x tb fq divider even.v*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 071/project 1/project 1.srcs/sources 1/new/fq divider even.v
    `timescale 1ns / 1ps
    3
    // Engineer: Anjan Prasad
 4
   // Create Date: 12/01/2024 06:26:38 AM
    // Module Name: fq divider even
 5
   8
 9
10 🖨
    module fq divider even(
11
       input clk, reset,
12
       output clk by4
13
       );
14
       wire clk by2;
15
16
       D flipflop D1(clk, reset, ~clk by4, clk by2);
17
       D flipflop D2(clk, reset, clk by2, clk by4);
18
19 点
    endmodule
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
        Messages
Tcl Console
                 Log
```

```
fq divider even.v
                x tb fq divider even.v* x Untitled 1
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 071/project 1/project 1.srcs/sim 1/new/tb fq divider even.v
        ★ | → | ¾ | ■ | ■ | X | // | ■ | ♀
Q.
         timescale 1ns / 1ps
  1 :
  2 🖨
         3 ¦
         '// Engineer: Anjan Prasad
  4
         // Create Date: 12/01/2024 06:42:06 AM
  5
         '// Module Name: tb fq divider even
  6
         7
  8
         `timescale 1ns / 1ps
  9 ¦
 10 🖨
         module tb_fq_divider even;
 11
 12
         req clk, reset;
 13
         wire clk by4;
 14
         fg divider even DUT(clk, reset, clk by4);
 15
 16
 17 🖨
         initial begin
 18
         clk= 1'b0;
 19
         forever #10 clk= ~clk;
 20 🛆
         end
 21 🖨
         initial begin
 22
         reset= 1'b1;
 23
         #20
 24
         reset= 1'b0;
 25
         #220 $finish;
 26 🛆
         end
 27 🖒
         endmodule
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
Tcl Console
         Messages
                   Log
```