





```
x Johnson Counter v x Johnson Counter tb.v
Project Summary
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 069/project 1/project 1.srcs/sources 1/new/Johnson Counter.v
                `timescale 1ns / 1ps
 3
   // Engineer:
    // Create Date: 11/29/2024 05:27:09 AM
    // Module Name: Johnson Counter
 7
 8
    module Johnson Counter(input clk, reset,
 9 🖨
    output [3:0] q);
10
11
     wire q bar 3;
12
13
       d ff d ff 0(.sig(\sim q[3]), .clk(clk), .out(q[0]), .reset(reset));
14
       d ff d ff 1(.sig(q[0]), .clk(clk), .out(q[1]), .reset(reset));
15
       d ff d ff 2(.sig(q[1]), .clk(clk), .out(q[2]), .reset(reset));
       d ff d ff 3(.sig(q[2]), .clk(clk), .out(q[3]), .reset(reset));
16
17
18 🛆
    endmodule
19
20
21 \(\beta\) module d ff(
22
        input clk, reset, sig,
23
        output req out
24
       );
25
26 🖨
        always@(posedge clk)
27 🖨
             beain
28 🖨
              if({reset})
29
                  out \leq 1'b0;
30
              else
31
                  out <= sig;
32 🖒
              end
33
34 🛆
    endmodule
Tcl Console
         Messages
                   Log
                             Reports
                                       Design Runs
```

```
x Johnson Counter v x Johnson Counter tb.v
Project Summary
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_069/project_1/project_1.srcs/sim_1/new/Johnson_Counter_tb.v
                `timescale 1ns / 1ps
 // Engineer: Anjan Prasad
    // Create Date: 11/29/2024 05:55:49 AM
    // Module Name: Johnson Counter tb
 7
 8 🖨
    module Johnson Counter tb;
 9
10
       req clk,reset;
11
12
       wire [3:0] q;
13
14
       Johnson Counter DUT (
15
           .clk(clk),
           .q(q),
16
17
           .reset(reset)
18
       );
19 🖨
       initial begin
20
           clk = 0;
21
           forever #5 clk = ~clk;
22 🖒
       end
23
24 🖨
       initial begin
25
           $monitor("Time = %0d, clk = %b, q = %b", $time, clk, q);
26 🛆
       end
27 🖨
       initial begin
28
           #10 \text{ reset} = 1;
29
           #10 \text{ reset} = 0;
30
           #100 $finish;
31 🖒
       end
32
33 🛆
    endmodule
34
Tcl Console
         Messages
                   Log
                            Reports
                                      Design Runs
```