



```
Project Summary x full adder.v x IC7483.v x BCD adder.v x BCD adder tb.v x Schematic x
                                                                                                                                                    ? 🗗 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 013/project 1/project 1.srcs/sim 1/new/BCD adder tb.v
 Q 🛗 ← → 🐰 🛅 🗈 🗙 // 🖩 🗘
     // Engineer: Anjan Prasad
 3 / // Create Date: 10/04/2024 09:08:42 AM
 4 : // Module Name: BCD adder tb
 `timescale 1ns / 1ps
10
     module BCD adder tb;
11
12
        req [3:0] X, Y; // 4-bit inputs
13
        req Cin;
                    // Carry input
14
        wire [3:0] P; // 4-bit BCD sum
15
        wire Cout:
                    // Carry output
16
17
        // Instantiate the BCD adder
18
        BCD adder UUT (
19
            .X(X),
20
            .Y(Y),
21
22
            .Cin(Cin),
            .P(P),
23
            .Cout(Cout)
24
25
        );
26
        initial begin
27
            // Test cases
28
            $monitor("X = %d, Y = %d, Cin = %b -> P = %d, Cout = %b (%d)", X, Y, Cin, P, Cout,Cout*10);
29
30
            // Initial input values
31
            X = 4'b0000; Y = 4'b0000; Cin = 0;
32
            #10 X = 4'b0011; Y = 4'b0101; Cin = 0; \frac{1}{3} + 5
33
            #10 X = 4'b1001; Y = 4'b0101; Cin = 0; // 9 + 5
34
            #10 X = 4'b0110; Y = 4'b0111; Cin = 0; \frac{1}{6} + 7
35
            #10 X = 4'b1001; Y = 4'b1001; Cin = 0; \frac{1}{9} + 9
36
37
            #10 $finish;
38
         end
39
     endmodule
40
```

```
x full adder.v x IC7483.v
                                       x BCD adder.v x BCD adder tb.v x Schematic
Project Summary
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 013/project 1/project 1.srcs/sources 1/new/IC7483.v
    // Engineer: Anjan Prasad
   // Create Date: 10/04/2024 09:08:42 AM
    // Module Name: IC7483
    6
   module IC7483(
    input A0,
10
    input A1.
11
    input A2,
12
    input A3,
13
    input B0,
14
    input B1,
15
    input B2,
16
   input B3,
17
   input Cin,
18
    output S0,
19
   output S1,
20
    output S2,
    output S3,
    output Cout);
23
    wire C1,C2,C3;
    full adder FA1(.a(A0), .b(B0), .cin(Cin), .sum(S0), .cout(C1));
    full adder FA2(.a(A1), .b(B1), .cin(C1), .sum(S1), .cout(C2));
26
    full adder FA3(.a(A2), .b(B2), .cin(C2), .sum(S2), .cout(C3));
    full adder FA4(.a(A3), .b(B3), .cin(C3), .sum(S3), .cout(Cout));
28
    endmodul e
29
```



