



Type a Tcl command here

```
SR flipflop.v
                                                              _ D 27 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 051/project 1/project 1.srcs/sources 1/new/SR flipflop.v
   3
   // Engineer: Anjan Prasad
  // Create Date: 11/11/2024 06:17:07 AM
 5 / // Module Name: SR flipflop
7
8
9
   module SR flipflop (
10
      input S, R, clk, reset,
11
      output req Q
12
   );
13
      always @(posedge clk or posedge reset) begin
14
         if (reset)
15
            Q \le 1'b0;
16
         else if (S && !R)
17
            0 \le 1'b1:
18
         else if (!S && R)
19
            0 \le 1'b0:
20
      end
    endmodule
21
22
JK flipflop.v
                                                              _ D 27 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project 1.srcs/sources 1/new/JK flipflop.v
       Q.
    `timescale 1ns / 1ps
 3 : // Engineer: Anjan Prasad
  // Create Date: 11/11/2024 06:21:51 AM
    // Module Name: JK flipflop
 7
 8
 9 □ module JK flipflop (
10
       input J, K, clk, reset,
11
       output Q
12
    );
13
       wire S, R;
14
15
       assign S = J \& \sim Q; // Set when J=1 and Q=0
       assign R = K \& Q; // Reset when K=1 and Q=1
16
17
18
       SR flipflop sr ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(Q));
19 🖒
    endmodule
20
```

```
D flipflop.v
                                                               ? _ D Z X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sources_1/new/D_flipflop.v
              X 📳 🗈 X //
Q.
1 :
    `timescale 1ns / 1ps
// Engineer: Anjan Prasad
 3
   // Create Date: 11/11/2024 06:21:51 AM
 4
 5 ¦
   // Module Name: D flipflop
 7
8
10
      input D, clk, reset,
11
      output Q
12
   );
13
      wire S, R;
14
15
      assign S = D;
16
      assign R = \sim D;
17
18
      SR flipflop sr ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(Q));
19 △ endmodule
20
T flipflop.v
                                                                 _ 🗆 🗗 🗙
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 051/project 1/project 1.srcs/sources 1/new/T flipflop.v
                 \chi
 1
    `timescale 1ns / 1ps
 3
   // Engineer: Anjan Prasad
   // Create Date: 11/11/2024 06:21:51 AM
 4
 5
   // Module Name: T flipflop
 8
 input T, clk, reset,
10
11
       output Q
12
   );
13
       wire S, R;
14
15
       assign S = T \& \sim Q; // Toggle logic: set when T=1 and Q=0
16
       assign R = T & Q; // Toggle logic: reset when T=1 and Q=1
17
18
       SR flipflop sr ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(Q));
   endmodule
19 台
20
```

SR_conversion_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day 051/project 1/project 1.srcs/sim 1/new/SR conversion tb.v

```
`timescale 1ns / 1ps
i // Engineer: Anjan Prasad
4 : // Create Date: 11/11/2024 06:29:36 AM
5 / // Module Name: SR conversion tb
8
       reg J, K, D, T, clk, reset;
9
       wire q_jk, q_d, q_t;
10
11
       SR conversion DUT (.J(J), K(K), D(D), T(T), clk(clk), reset(reset), q_jk(q_jk), q_d(q_d), q_t(q_t));
12 🖨
       initial begin
13
           clk = 0;
14
           forever #5 clk = ~clk;
15 🛆
       end
16 🖨
       initial begin
17
           reset = 1; J = 0; K = 0; D = 0; T = 0;
18
           #10 reset = 1;
19
           #10 \text{ reset} = 0;
20
           // Test JK Flip-Flop
           $display("Testing JK Flip-Flop");
21
22
           J = 0; K = 0; #10; // Hold
23
           J = 1; K = 0; #10; // Set
24
           J = 0; K = 1; #10; // Reset
25
           J = 1; K = 1; #10; // Toggle
26
           $display("q jk: %b", q jk);
27
           #20 $stop;
28 🛆
       end
29 🖨
       initial begin
30 :
           // Test D Flip-Flop
31
           $display("Testing D Flip-Flop");
32
           D = 0; #30; // Set D to 0
33
           D = 1; #10; // Set D to 1
34
           D = 0; #10; // Set D back to 0
35
           $display("q d: %b", q d);
36
           #20 $stop;
37 白
       end
38 🖨
       initial begin
39
           // Test T Flip-Flop
           $display("Testing T Flip-Flop");
40
41
           T = 0; #10; // Hold
42
           T = 1; #10; // Toggle
43
           T = 1; #10; // Toggle again
44
           $display("q t: %b", q t);
45
46
           // Final hold state
47
           $display("Final States - q jk: %b, q d: %b, q t: %b", q jk, q d, q t);
48
           #20 $stop;
49 🛆
       end
50 △ endmodule
    <
```