



```
demux 2 to 1.v x demux 1 to 8.v x demux 1 to 8 tb.v x Untitled 6*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 029/project 1/project 1.srcs/sources 1/new/demux 1 to 8.v
    1 🖨
    // Engineer: Anjan Prasad
   // Create Date: 10/20/2024 07:15:59 PM
   // Module Name: demux 1 to 8
    8
    module demux 1 to 8(
10
    input a,
    input [2:0] sel,
    output [7:0] v
13
       );
14
       wire x1, x2, x3, x4, x5, x6;
15
      // level 1
16
       demux 2 to 1 mux 1 (a,sel[2],x1,x2);
17
       // level 2
18
       demux 2 to 1 mux 2 (x1,sel[1],x3,x4);
19
       demux 2 to 1 mux 3 (x2,sel[1],x5,x6);
20
       // level 3
21
       demux 2 to 1 mux 4 (x3,sel[0],y[0],y[1]);
22
       demux 2 to 1 mux 5 (x4,sel[0],y[2],y[3]);
       demux 2 to 1 mux 6 (x5,sel[0],y[4],y[5]);
23
24
       demux 2 to 1 mux 7 (x6,sel[0],y[6],y[7]);
25
    endmodule
26
```

```
demux 2 to 1.v
                              x demux 1 to 8 tb.v x Untitled 6*
              x demux 1 to 8.v
                                                              ×
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 029/project 1/project 1.srcs/sim 1/new/demux 1 to 8 tb.v
        Q.
 1 :
       timescale 1ns / 1ps
 2 🖨
       3 ¦
       1// Engineer: Anjan Prasad
 4 :
       // Create Date: 10/06/2024 08:31:43 AM
 5 ¦
       // Module Name: demux 1 to 8 tb
 6 🖒
       7
8 ¦
 9 🖨
       module demux 1 to 8 tb;
10
       req a;
11
       req [2:0] sel;
12
        wire [7:0] v;
13
14
           demux 1 to 8 DUT (a,sel,v);
15
16 🖨
          initial begin
17
         a = 0; sel = 3'b000 ; #10;
     \circ
18
19
         a = 1; sel = 3'b000 ; #10;
20
         a = 1; sel = 3'b001; #10;
21
    \circ
         a = 1; sel = 3'b010; #10;
22
         a = 1; sel = 3'b011; #10;
23
    0
         a = 1; sel = 3'b100; #10;
24
    \circ
         a = 1; sel = 3'b101; #10;
25
         a = 1; sel = 3'b110; #10;
26
         a = 1; sel = 3'b111; #10;
27
28
29
     \bigcirc
           $finish;
30
31
32 🖒
           end
33
34
35 占
       endmodule
36
```

