

```
x direct mapped cache.v x tb direct mapped cache.v
Project Summary
                                                                   x Schematic
                                                                                x Schematic (2)
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 076/ZZ direct mapped cache/ZZ direct mapped cache.srcs/sources 1/new/direct
                 `timescale 1ns / 1ps
 // Engineer: Anjan Prasad
    // Create Date:
    // Module Name: direct mapped cache
 5
 7
 8
 9
10 🖨
    module direct mapped cache #(
11
12
        parameter DATA_WIDTH = 32, // Data width (32-bit)
13
        parameter ADDR WIDTH = 8, // Address width (8-bit)
        parameter CACHE SIZE = 16 // Cache size in terms of number of blocks (16 blocks)
14
15
    ) (
16
        input clk,
                                  // Clock signal
17
                                  // Reset signal
        input rst,
        input [ADDR WIDTH-1:0] address, // Address from CPU
18
        input [DATA WIDTH-1:0] write data, // Data to be written
19
20
                               // Memory write signal
        input mem write,
21
                                 // Memory read signal
        input mem read,
22
        output reg [DATA WIDTH-1:0] read data, // Data to CPU
23
                                  // Cache hit signal
        output req hit
24
    );
25
26
        // Cache line structure
27
        reg [DATA WIDTH-1:0] cache data [CACHE SIZE-1:0]; // Cache memory for storing data
        reg [ADDR WIDTH-ADDR WIDTH/2-1:0] tag array [CACHE SIZE-1:0]; // Tag array
28
        req valid array [CACHE SIZE-1:0];
29
                                                     // Valid bits
30
31
        wire [ADDR WIDTH/2-1:0] index; // Cache index
32
        wire [ADDR WIDTH-ADDR WIDTH/2-1:0] tag; // Tag for comparison
33
34
        // Split address into index and tag
35
        assign index = address[ADDR WIDTH/2-1:0];
        assign tag = address[ADDR WIDTH-1:ADDR WIDTH/2];
36
37
        // Reset logic
38
39
        integer i;
                              Reports
                                         Design Runs
Tcl Console
         Messages
                    Log
```

```
Project Summary
                                                                                              x Schematic (2)
                   x direct mapped cache.v
                                               x tb direct mapped cache.v
                                                                              x Schematic
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 076/ZZ direct mapped cache/ZZ direct mapped cache.srcs/sources 1/new/direct
                        Q
32
         wire [ADDR WIDTH-ADDR WIDTH/2-1:0] tag; // Tag for comparison
33
34
         // Split address into index and tag
35
         assign index = address[ADDR WIDTH/2-1:0];
         assign tag = address[ADDR WIDTH-1:ADDR WIDTH/2];
36
37
38
         // Reset logic
39
         integer i;
40 🖨
         always @(posedge rst) begin
41 🖨
             if (rst) begin
42 🖨
                  for (i = 0; i < CACHE SIZE; i = i + 1) begin
43
                      valid array[i] <= 0;</pre>
44 🖒
                  end
45 🛆
              end
46 🛆
         end
47 i
48
         // Cache read/write logic
49 🖨
         always @(posedge clk) begin
50 🖨
             if (mem read) begin
51
                  // Check if the tag matches and the block is valid
52 🖨
                  if (valid array[index] && (tag array[index] == tag)) begin
53
                      read data <= cache data[index]; // Cache hit
54
                      hit <= 1:
55 🖨
                  end else begin
56
                      read data <= 0; // Cache miss
57
                      hit <= 0:
58
                  end
59 🛆
             end
60
61 🖨
              if (mem write) begin
                  // \overline{W}rite data into cache, update tag and valid bit
62
63
                  cache data[index] <= write data;
                  tag array[index] <= tag;
64
65
                  valid array[index] <= 1;</pre>
66 🛆
              end
67 A
         end
68
69 🖨
     endmodule
70
```

```
x direct mapped cache.v
                                       x tb direct mapped cache.v
                                                                              x Schematic (2)
Project Summary
                                                                 x Schematic
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 076/ZZ direct mapped cache/ZZ direct mapped cache.srcs/sim 1/new/tb direct
                X 🔳 🖿 X //
     `timescale 1ns / 1ps
  // Engineer: Anjan Prasad
   // Create Date:
  4
     // Module Name: tb_direct_mapped_cache
  5
  8
  9
     module tb direct mapped cache();
 10
 11
        // Parameters
 12
         parameter DATA WIDTH = 32;
        parameter ADDR WIDTH = 8;
 13
        parameter CACHE SIZE = 16;
 14
 15
 16
        // Inputs and Outputs for the cache
        req clk, rst;
 17
 18
         req [ADDR WIDTH-1:0] address;
        reg [DATA WIDTH-1:0] write data;
 19
 20
        reg mem write, mem read;
 21
        wire [DATA WIDTH-1:0] read data;
 22
        wire hit;
 23
 24
 25
        direct mapped cache #(
            .DATA WIDTH(DATA WIDTH),
 26
            .ADDR WIDTH(ADDR WIDTH),
 27
            .CACHE SIZE(CACHE SIZE)
 28
 29
         ) DUT (
 30
            .clk(clk),
 31
            .rst(rst),
 32
            .address(address),
 33
            .write_data(write_data),
 34
            .mem write(mem write),
 35
            .mem read(mem read),
 36
            .read data(read data),
 37
            .hit(hit)
 38
        );
 39
                                       Design Runs
Tcl Console
         Messages
                   Log
                             Reports
```

```
x direct mapped cache.v
                                              x tb direct mapped cache.v
Project Summary
                                                                           x Schematic
                                                                                           x | Schematic (2)
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 076/ZZ direct mapped cache/ZZ direct mapped cache.srcs/sim 1/new/tb direct
                       41
          initial begin
 42
              clk = 0;
 43 i
              forever #5 clk = ~clk; // Clock period is 10 units
 44
          end
 45
 46
          // Test procedure
 47
          initial begin
 48
              // Initialize Inputs
 49
              rst = 1;
 50
              address = 0;
 51
              write data = 0;
 52
              mem write = 0;
 53
              mem read = 0;
 54
 55
              // Reset the system
              #10;
 56 i
 57
              rst = 0;
 58
 59 🖨
              // Test Case 1: Write to cache and then read from it
              // Write data 0x12345678 at address 8
 60 🛆
 61
              address = 8;
 62 i
              write data = 32'h12345678;
 63 i
              mem write = 1;
              #10;
 64
 65
              mem write = 0;
 66
 67
              // Read from address 8 and expect a cache hit
 68
              mem read = 1;
 69 i
              address = 8;
 70
              #10;
 71
              if (read data == 32'h12345678 && hit)
 72
                  $display("Test Case 1 Passed: Cache Hit and Correct Data");
 73
              else
                  $display("Test Case 1 Failed: Cache Miss or Incorrect Data");
 74
 75
 76
              mem read = 0;
 77
 78
              // Test Case 2: Read from address 4 (should be a miss)
 79
              address = 4;
           Messages
Tcl Console
                       Log
                                  Reports
                                              Design Runs
```

```
x direct mapped cache.v
                                               x tb direct mapped cache.v
Project Summary
                                                                              x Schematic
                                                                                             x | Schematic (2)
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 076/ZZ direct mapped cache/ZZ direct mapped cache.srcs/sim 1/new/tb direct
                             ■ X //
                        73
               else
                   $display("Test Case 1 Failed: Cache Miss or Incorrect Data");
 74
 75
 76
              mem read = 0;
 77
 78
              // Test Case 2: Read from address 4 (should be a miss)
 79
               address = 4;
 80
              mem read = 1;
 81
              #10;
 82
              if (!hit)
                   $display("Test Case 2 Passed: Cache Miss");
 83
 84
               else
 85
                   $display("Test Case 2 Failed: Cache Hit Unexpected");
 86
 87
              mem read = 0;
 88
 89
              // Test Case 3: Write new data and verify cache update
 90
               address = 8;
 91
              write data = 32'hDEADBEEF;
              mem write = 1;
 92
              #10;
 93
 94
              mem write = 0;
 95
 96
              // Read back the updated data from address 8
 97
              mem read = 1;
 98
              #10:
 99
               if (read data == 32'hDEADBEEF && hit)
100
                   $display("Test Case 3 Passed: Cache Updated and Hit");
101
               else
102
                   $display("Test Case 3 Failed: Cache Not Updated Correctly");
103
104
              mem read = 0;
105
106
               // End simulation
107
               $stop;
108
          end
109
110
      endmodule
111
           Messages
Tcl Console
                                   Reports
                                               Design Runs
                       Log
```