

```
Project Summary
                 x full adder.v
                                 carry select adder.v
                                                                 csa tb.v
                                                     x mux.v
                                                                           ×
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 017/project 1/project 1.srcs/sources 1/new/carry select adder.v
                     // Engineer: Anjan Prasad
    // Create Date: 10/08/2024 08:36:17 AM
    // Module Name: carry select adder
    6
7
8
    module carry select adder(
9
    input [3:0] A,B,
10
    input Cin,
11
    output [4:0] Sum,
12
    output Cout);
13
    wire [3:0] w0,w1,c0,c1;
14
    ///FOR CARRY=0;
15
    full adder FA1(.a(A[0]),.b(B[0]),.cin(0),.sum(w0[0]),.cout(c0[0]));
16
    full adder FA2(.a(A[1]),.b(B[1]),.cin(c0[0]),.sum(w0[1]),.cout(c0[1]));
17
    full adder FA3(.a(A[2]),.b(B[2]),.cin(c0[1]),.sum(w0[2]),.cout(c0[2]));
18
    full adder FA4(.a(A[3]),.b(B[3]),.cin(c0[2]),.sum(w0[3]),.cout(c0[3]));
19
    ///FOR CARRY=1:
20
    full adder FA5(.a(A[0]),.b(B[0]),.cin(1),.sum(w1[0]),.cout(c1[0]));
21
    full adder FA6(.a(A[1]),.b(B[1]),.cin(c1[0]),.sum(w1[1]),.cout(c1[1]));
22
    full adder FA7(.a(A[2]),.b(B[2]),.cin(c1[1]),.sum(w1[2]),.cout(c1[2]));
23
    full adder FA8(.a(A[3]),.b(B[3]),.cin(c1[2]),.sum(w1[3]),.cout(c1[3]));
24
25
    ///To select the carry
26
27
    mux m1(.a(w0[0]),.b(w1[0]),.sel(Cin),.y(Sum[0]));
28
    mux m2(.a(w0[1]),.b(w1[1]),.sel(Cin),.y(Sum[1]));
29
    mux m3(.a(w0[2]),.b(w1[2]),.sel(Cin),.v(Sum[2]));
30
    mux m4(.a(w0[3]),.b(w1[3]),.sel(Cin),.y(Sum[3]));
31
    mux m5(.a(c0[3]),.b(c1[3]),.sel(Cin),.y(Cout));
32
33
    assign Sum[4]=Cout;
34
    endmodul e
35
```

Design Runs

Messages

Log

Reports

Tcl Console

```
Project Summary
               x full adder.v x carry select adder.v
                                                             csa tb.v
                                                  x mux.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 017/project 1/project 1.srcs/sim 1/new/csa tb.v
                `timescale 1ns / 1ps
 // Engineer: Anjan Prasad
   // Create Date: 10/08/2024 08:36:17 AM
    // Module Name: csa tb
   8
9
    module csa tb;
10
       req [3:0] a, b;
11
       req cin;
12
       wire [3:0] sum;
13
       wire carry;
14
       wire [4:0] add;
15
       carry select adder DUT(a, b, cin, sum, carry);
16
       assign add = {carry, sum};
17
       initial
18
           begin
19
              a = 4'b1000; b = 4'b0011; cin = 1'b0;
           #10 a = 4'b0011; b = 4'b1010; cin = 1'b1;
20
21
           #10 a = 4'b0110; b = 4'b0110; cin = 1'b0;
22
           #10 a = 4'b0111; b = 4'b1110; cin = 1'b0;
23
           #10 a = 4'b1011; b = 4'b0110; cin = 1'b1;
           #10 a = 4'b1001; b = 4'b0100; cin = 1'b0;
24
25
           #10 a = 4'b1110; b = 4'b1110; cin = 1'b1;
26
       end
27
       initial
28
       begin
29
           $display("a + b , Cin = add | sum cout");
30
           $monitor("%d + %d , %b = %d | %d %b", a, b,cin, add, sum, carry);
31
32
       #70 $finish;
33
       end
34
    endmodul e
```

Design Runs

Tcl Console

Messages

Log

Reports

```
Project Summary
              x full adder.v x carry select adder.v
                                                     x csa tb.v
                                            × mux.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 017/project 1/project 1.srcs/sources 1/new/mux.v
// Engineer: Anjan Prasad
    // Create Date: 10/08/2024 08:36:17 AM
    // Module Name: mux
    6
    module mux(
    input a,b,
10
   input sel,
   output y);
12
13
   assign y = (\sim sel)?a:b;
14
15
16 🛆
    endmodule
```

