11 Cells 9 I/O Ports 33 Nets



JK_conversion.v | SR_flipflop.v | D_flipflop.v | T_flipflop.v | JK_flipflop.v | JK_conv



Tcl Console | Messages | Log

```
# run 1000ns
Time = 0 | S = 0, R = 0, D = 0, T = 0 | q_sr = 0, q_d = 0, q_t = 0
Time = 10000 | S = 0, R = 0, D = 1, T = 1 | q_sr = 0, q_d = 0, q_t = 0
Time = 15000 | S = 0, R = 0, D = 1, T = 1 | q_sr = 0, q_d = 1, q_t = 1
Time = 20000 | S = 1, R = 0, D = 0, T = 1 | q_sr = 0, q_d = 1, q_t = 1
Time = 25000 | S = 1, R = 0, D = 0, T = 1 | q_sr = 1, q_d = 0, q_t = 0
Time = 30000 | S = 0, R = 1, D = 0, T = 1 | q_sr = 1, q_d = 0, q_t = 0
Time = 35000 | S = 0, R = 1, D = 0, T = 1 | q_sr = 0, q_d = 0, q_t = 1
Time = 40000 | S = 0, R = 0, D = 0, T = 1 | q_sr = 0, q_d = 0, q_t = 1
Time = 45000 | S = 0, R = 0, D = 0, T = 1 | q_sr = 0, q_d = 0, q_t = 0
Time = 50000 | S = 1, R = 1, D = 0, T = 0 | q_sr = 0, q_d = 0, q_t = 0
Time = 65000 | S = 1, R = 1, D = 0, T = 0 | q_sr = 1, q_d = 0, q_t = 0
Time = 70000 | S = 1, R = 0, D = 0, T = 0 | q_sr = 1, q_d = 0, q_t = 0
Time = 80000 | S = 0, R = 1, D = 0, T = 0 | q_sr = 1, q_d = 0, q_t = 0
Time = 85000 | S = 0, R = 1, D = 0, T = 0 | q_sr = 0, q_d = 0, q_t = 0
```

Type a Tcl command here

JK_conversion.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sources_1/new/JK_conversion.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/12/2024 10:59:56 AM
5  // Module Name: JK_conversion
6  //////////////////////////////////////////////////////////////////////////////////
7
8
9  module JK_conversion (
10     input S, R, D, T, clk, reset,
11     output q_sr, q_d, q_t
12 );
13
14     SR_flipflop sr_ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(q_sr));
15
16     D_flipflop d_ff (.D(D), .clk(clk), .reset(reset), .Q(q_d));
17
18     T_flipflop t_ff (.T(T), .clk(clk), .reset(reset), .Q(q_t));
19 endmodule
20
```

JK_flipflop.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sources_1/new/JK_flipflop.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/12/2024 11:05:13 AM
5  // Module Name: JK_flipflop
6  //////////////////////////////////////////////////////////////////////////////////
7
8
9  module JK_flipflop (
10     input J, K, clk, reset,
11     output reg Q
12 );
13     always @(posedge clk or posedge reset) begin
14         if (reset)
15             Q <= 0;
16         else begin
17             case ({J, K})
18                 2'b00: Q <= Q;      // Hold state
19                 2'b01: Q <= 0;      // Reset
20                 2'b10: Q <= 1;      // Set
```

SR_flipflop.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sources_1/new/SR_flipflop.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/12/2024 11:01:59 AM
5  // Module Name: SR_flipflop
6  //////////////////////////////////////////////////////////////////////////////////
7
8
9  module SR_flipflop (
10     input S, R, clk, reset,
11     output Q
12 );
13     wire J = S;
14     wire K = R;
15
16     JK_flipflop jk_ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(Q));
17 endmodule
18
```

T_flipflop.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sources_1/new/T_flipflop.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/12/2024 11:01:59 AM
5  // Module Name: T_flipflop
6  //////////////////////////////////////////////////////////////////////////////////
7
8
9  module T_flipflop (
10     input T, clk, reset,
11     output Q
12 );
13     wire J = T;
14     wire K = T;
15
16     JK_flipflop jk_ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(Q));
17 endmodule
18
```

Open Implemented Design

D_flipflop.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sources_1/new/D_flipflop.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/12/2024 11:01:59 AM
5  // Module Name: D_flipflop
6  //////////////////////////////////////////////////////////////////////////////////
7
8
9  module D_flipflop (
10     input D, clk, reset,
11     output Q
12 );
13     wire J = D;
14     wire K = ~D;
15
16     JK_flipflop jk_ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(Q));
17 endmodule
18
```

JK_conversion_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sim_1/new/JK_conversion_tb.v

```
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: Anjan Prasad
// Create Date: 11/12/2024 11:53:21 AM
// Module Name: JK_conversion_tb
//////////////////////////////////////////////////////////////////////////////////

module JK_conversion_tb;
    reg S, R, D, T, clk, reset;
    wire q_sr, q_d, q_t;

    JK_conversion DUT (.S(S),.R(R),.D(D),.T(T),.clk(clk),.reset(reset),.q_sr(q_sr),.q_d(q_d),.q_t(q_t));
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    initial begin
        S = 0; R = 0; D = 0; T = 0; reset = 1;
        #10 reset = 0;
        // Test SR flip-flop behavior
        #10 S = 1; R = 0;
        #10 S = 0; R = 1;
        #10 S = 0; R = 0;
        #10 S = 1; R = 1;      // Invalid condition for SR flip-flop
    end
    initial begin
        // Test D flip-flop behavior
        #10 D = 1;             // output should set
        #10 D = 0;             // output should reset
    end
    initial begin
        // Test T flip-flop behavior
        #10 T = 1;
        #30 T = 1;
        #10 T = 0;
    end
    initial begin
        // Reset the flip-flops and repeat
        #50 reset = 1;
        #10 reset = 0;
        // Test SR flip-flop behavior again
        #10 S = 1; R = 0;
        #10 S = 0; R = 1;
        #50 $stop;
    end
    initial begin
        $monitor("Time = %0t | S = %b, R = %b, D = %b, T = %b | q_sr = %b, q_d = %b, q_t = %b",
                 $time, S, R, D, T, q_sr, q_d, q_t);
    end
endmodule
```