


Q• Quick Access

5-1L

apped_cache.v x tb_direct_mapped_cache.v x Schematic x Schematic (2) x

104 Cells 77 I/O Ports 168 Nets



Reports

Design Runs

Scope

Sources


Objects

Protocol Instances

direct_mapped_cache.v x tb_direct_mapped_cache.v x Untitled 3* x



Name	Value
clk	0
rst	0
> address[7:0]	08
> write_data[31:0]	12345678
mem_write	1
mem_read	0
> read_data[31:0]	XXXXXXXX
hit	X
> DATA_WIDTH[31:0]	00000020
> ADDR_WIDTH[31:0]	00000008
> CACHE_SIZE[31:0]	00000010



Tcl Console x Messages Log



```
# run 1000ns
Test Case 1 Passed: Cache Hit and Correct Data
Test Case 2 Passed: Cache Miss
Test Case 3 Passed: Cache Updated and Hit
$stop called at time : 60 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_076/ZZ dir
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_direct_mapped_cache_behav' loaded.
```

Type a Tcl command here

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_076/ZZ direct_mapped_cache/ZZ direct_mapped_cache.srscs/sources_1/new/dire



```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: Anjan Prasad
4 // Create Date:
5 // Module Name: direct_mapped_cache
6 ///////////////////////////////////////////////////////////////////
7
8
9
10 module direct_mapped_cache #(
11
12     parameter DATA_WIDTH = 32,    // Data width (32-bit)
13     parameter ADDR_WIDTH = 8,      // Address width (8-bit)
14     parameter CACHE_SIZE = 16      // Cache size in terms of number of blocks (16 blocks)
15 ) (
16     input clk,                      // Clock signal
17     input rst,                      // Reset signal
18     input [ADDR_WIDTH-1:0] address, // Address from CPU
19     input [DATA_WIDTH-1:0] write_data, // Data to be written
20     input mem_write,                // Memory write signal
21     input mem_read,                 // Memory read signal
22     output reg [DATA_WIDTH-1:0] read_data, // Data to CPU
23     output reg hit                  // Cache hit signal
24 );
25
26 // Cache line structure
27 reg [DATA_WIDTH-1:0] cache_data [CACHE_SIZE-1:0]; // Cache memory for storing data
28 reg [ADDR_WIDTH-ADDR_WIDTH/2-1:0] tag_array [CACHE_SIZE-1:0]; // Tag array
29 reg valid_array [CACHE_SIZE-1:0]; // Valid bits
30
31 wire [ADDR_WIDTH/2-1:0] index; // Cache index
32 wire [ADDR_WIDTH-ADDR_WIDTH/2-1:0] tag; // Tag for comparison
33
34 // Split address into index and tag
35 assign index = address[ADDR_WIDTH/2-1:0];
36 assign tag = address[ADDR_WIDTH-1:ADDR_WIDTH/2];
37
38 // Reset logic
39 integer i;
```



/home/itzzinfinity/Cozy Drive/100daysofRTL/day_076/ZZ direct_mapped_cache/ZZ direct_mapped_cache.srscs/sources_1/new/dire



```
32 wire [ADDR_WIDTH-ADDR_WIDTH/2-1:0] tag; // Tag for comparison
33
34 // Split address into index and tag
35 assign index = address[ADDR_WIDTH/2-1:0];
36 assign tag = address[ADDR_WIDTH-1:ADDR_WIDTH/2];
37
38 // Reset logic
39 integer i;
40 always @(posedge rst) begin
41     if (rst) begin
42         for (i = 0; i < CACHE_SIZE; i = i + 1) begin
43             valid_array[i] <= 0;
44         end
45     end
46 end
47
48 // Cache read/write logic
49 always @(posedge clk) begin
50     if (mem_read) begin
51         // Check if the tag matches and the block is valid
52         if (valid_array[index] && (tag_array[index] == tag)) begin
53             read_data <= cache_data[index]; // Cache hit
54             hit <= 1;
55         end else begin
56             read_data <= 0; // Cache miss
57             hit <= 0;
58         end
59     end
60
61     if (mem_write) begin
62         // Write data into cache, update tag and valid bit
63         cache_data[index] <= write_data;
64         tag_array[index] <= tag;
65         valid_array[index] <= 1;
66     end
67 end
68
69 endmodule
70
```



/home/itzzinfinity/Cozy Drive/100daysofRTL/day_076/ZZ direct_mapped_cache/ZZ direct_mapped_cache.srscs/sim_1/new/tb_direc



```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: Anjan Prasad
4 // Create Date:
5 // Module Name: tb_direct_mapped_cache
6 ///////////////////////////////////////////////////////////////////
7
8
9 module tb_direct_mapped_cache();
10
11     // Parameters
12     parameter DATA_WIDTH = 32;
13     parameter ADDR_WIDTH = 8;
14     parameter CACHE_SIZE = 16;
15
16     // Inputs and Outputs for the cache
17     reg clk, rst;
18     reg [ADDR_WIDTH-1:0] address;
19     reg [DATA_WIDTH-1:0] write_data;
20     reg mem_write, mem_read;
21     wire [DATA_WIDTH-1:0] read_data;
22     wire hit;
23
24
25     direct_mapped_cache #(
26         .DATA_WIDTH(DATA_WIDTH),
27         .ADDR_WIDTH(ADDR_WIDTH),
28         .CACHE_SIZE(CACHE_SIZE)
29     ) DUT (
30         .clk(clk),
31         .rst(rst),
32         .address(address),
33         .write_data(write_data),
34         .mem_write(mem_write),
35         .mem_read(mem_read),
36         .read_data(read_data),
37         .hit(hit)
38     );
39
```

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_076/ZZ direct_mapped_cache/ZZ direct_mapped_cache.srscs/sim_1/new/tb_direc



```
41 initial begin
42     clk = 0;
43     forever #5 clk = ~clk; // Clock period is 10 units
44 end
45
46 // Test procedure
47 initial begin
48     // Initialize Inputs
49     rst = 1;
50     address = 0;
51     write_data = 0;
52     mem_write = 0;
53     mem_read = 0;
54
55     // Reset the system
56     #10;
57     rst = 0;
58
59     // Test Case 1: Write to cache and then read from it
60     // Write data 0x12345678 at address 8
61     address = 8;
62     write_data = 32'h12345678;
63     mem_write = 1;
64     #10;
65     mem_write = 0;
66
67     // Read from address 8 and expect a cache hit
68     mem_read = 1;
69     address = 8;
70     #10;
71     if (read_data == 32'h12345678 && hit)
72         $display("Test Case 1 Passed: Cache Hit and Correct Data");
73     else
74         $display("Test Case 1 Failed: Cache Miss or Incorrect Data");
75
76     mem_read = 0;
77
78     // Test Case 2: Read from address 4 (should be a miss)
79     address = 4;
```

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_076/ZZ direct_mapped_cache/ZZ direct_mapped_cache.srscs/sim_1/new/tb_direc



```
73     else
74         $display("Test Case 1 Failed: Cache Miss or Incorrect Data");
75
76     mem_read = 0;
77
78     // Test Case 2: Read from address 4 (should be a miss)
79     address = 4;
80     mem_read = 1;
81     #10;
82     if (!hit)
83         $display("Test Case 2 Passed: Cache Miss");
84     else
85         $display("Test Case 2 Failed: Cache Hit Unexpected");
86
87     mem_read = 0;
88
89     // Test Case 3: Write new data and verify cache update
90     address = 8;
91     write_data = 32'hDEADBEEF;
92     mem_write = 1;
93     #10;
94     mem_write = 0;
95
96     // Read back the updated data from address 8
97     mem_read = 1;
98     #10;
99     if (read_data == 32'hDEADBEEF && hit)
100         $display("Test Case 3 Passed: Cache Updated and Hit");
101     else
102         $display("Test Case 3 Failed: Cache Not Updated Correctly");
103
104     mem_read = 0;
105
106     // End simulation
107     $stop;
108 end
109
110 endmodule
111
```

