

Window Layout View Run Help Q Quick Access

10 s

SIMULATION - Behavioral Simulation - Functional - sim_1 - traffic_light_controller_tb

Untitled 2*

Name

Value

clk

1

rst


0

> Main_road[7:0]

R

> Cross_road[7:0]

G



Tcl Console

x Messages


Log


```
# }
# run 1000ns
Time: 0 | Reset: 1 | Main_road: 01000111 | Cross_road: 01010010
Time: 20000 | Reset: 0 | Main_road: 01000111 | Cross_road: 01010010
Time: 25000 | Reset: 0 | Main_road: 01011001 | Cross_road: 01010010
Time: 65000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01000111
Time: 175000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01011001
Time: 215000 | Reset: 0 | Main_road: 01000111 | Cross_road: 01010010
Time: 325000 | Reset: 0 | Main_road: 01011001 | Cross_road: 01010010
Time: 365000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01000111
Time: 475000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01011001
Time: 515000 | Reset: 0 | Main_road: 01000111 | Cross_road: 01010010
Time: 625000 | Reset: 0 | Main_road: 01011001 | Cross_road: 01010010
Time: 665000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01000111
Time: 775000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01011001
Time: 815000 | Reset: 0 | Main_road: 01000111 | Cross_road: 01010010
Time: 925000 | Reset: 0 | Main_road: 01011001 | Cross_road: 01010010
Time: 965000 | Reset: 0 | Main_road: 01010010 | Cross_road: 01000111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_light_controller_tb_behav' lo
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
```

Type a Tcl command here

Schematic


61 Nets







```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/21/2024 03:41:47 AM
5  // Module Name: traffic_light_controller
6  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
7
8  module traffic_light_controller(
9      input clk,
10     input rst,
11     output reg [7:0] Main_road,
12     output reg [7:0] Cross_road
13 );
14
15     // State encoding using localparams
16     localparam MAIN_GREEN = 2'b00;
17     localparam MAIN_YELLOW = 2'b01;
18     localparam CROSS_GREEN = 2'b10;
19     localparam CROSS_YELLOW = 2'b11;
20
21     reg [1:0] current_state, next_state;
22
23     integer counter;
24
25
26     localparam GREEN_TIME = 10; // Green light duration
27     localparam YELLOW_TIME = 3; // Yellow light duration
28
29
30     localparam [7:0] GREEN = 8'b01000111;
31     localparam [7:0] YELLOW = 8'b01011001;
32     localparam [7:0] RED = 8'b01010010;
33
34
35     always @(posedge clk or posedge rst) begin
36         if (rst) begin
37             current_state <= MAIN_GREEN; // Reset to initial state
38             counter <= 0;
39         end else begin
40             if (counter == 0) // Move to the next state when timer expires
41                 current_state <= next_state;
42             else
43                 counter <= counter - 1;
44         end
45     end
46
47
48     always @(*) begin
49
50         next_state = current_state;
```



The image shows a VHDL code editor window. At the top is a toolbar with icons for search, save, undo, redo, cut, copy, paste, delete, comment, and help. Below the toolbar is a vertical line of line numbers from 50 to 99. To the right of the line numbers is the VHDL code. The code defines a traffic light controller with a case statement for different states: MAIN_GREEN, MAIN_YELLOW, CROSS_GREEN, and CROSS_YELLOW. Each state sets the Main_road and Cross_road colors, initializes a counter, and sets the next state. The code ends with endcase, end, and endmodule.

```
50      next_state = current_state;  
51      Main_road = RED;  
52      Cross_road = RED;  
53  
54      case (current_state)  
55      MAIN_GREEN: begin  
56          Main_road = GREEN;  
57          Cross_road = RED;  
58          counter = GREEN_TIME;  
59          next_state = MAIN_YELLOW;  
60      end  
61  
62      MAIN_YELLOW: begin  
63          Main_road = YELLOW;  
64          Cross_road = RED;  
65          counter = YELLOW_TIME;  
66          next_state = CROSS_GREEN;  
67      end  
68  
69      CROSS_GREEN: begin  
70          Main_road = RED;  
71          Cross_road = GREEN;  
72          counter = GREEN_TIME;  
73          next_state = CROSS_YELLOW;  
74      end  
75  
76      CROSS_YELLOW: begin  
77          Main_road = RED;  
78          Cross_road = YELLOW;  
79          counter = YELLOW_TIME;  
80          next_state = MAIN_GREEN;  
81      end  
82      endcase  
83      end  
84  
85      endmodule  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99
```



```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/21/2024 03:50:35 AM
5  // Module Name: traffic_light_controller_tb
6  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
7
8  module traffic_light_controller_tb;
9
10     reg clk;
11     reg rst;
12
13     wire [7:0] Main_road;
14     wire [7:0] Cross_road;
15
16     traffic_light_controller DUT (
17         .clk(clk),
18         .rst(rst),
19         .Main_road(Main_road),
20         .Cross_road(Cross_road)
21     );
22
23     initial begin
24         clk = 0;
25         forever #5 clk = ~clk;
26     end
27
28     initial begin
29
30         $monitor("Time: %0t | Reset: %b | Main_road: %b | Cross_road: %b",
31             $time, rst, Main_road, Cross_road);
32
33         rst = 1;
34         #20;
35         rst = 0;
36
37         // Let the simulation run for a sufficient time to observe state transitions
38         #1000;
39
40         $finish;
41     end
42 endmodule
43
44
45
```