



single_port_ram.v

31

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_086/project_1/project_1.srcs/sources_1/new/single_port_ram.v

```
1 (=)
2 (=)
       timescale 1ns / 1ps
       3 ¦
4 ¦
       // Engineer: Anjan Prasad
       // Create Date: 12/16/2024 10:19:35 AM
5
       // Module Name: single port ram
6 占
       7
8
       module single_port_ram #(
9
          parameter DATA WIDTH = 8,
10
          parameter ADDR WIDTH = 4
11
       ) (
12
          input clk,
13
          input we,
                                       // Write enable
14
          input [ADDR WIDTH-1:0] addr,
15
          input [DATA WIDTH-1:0] data in,
16
          output reg [DATA WIDTH-1:0] data out
17
       );
18
19
          reg [DATA WIDTH-1:0] ram [2**ADDR WIDTH-1:0];
20
21
          always @(posedge clk) begin
    0
22
             if (we) begin
    0
23
                 ram[addr] <= data in;</pre>
24
             end
25
             else begin
    0
26
                data out <= ram[addr];
27
             end
28
          end
29
30
       endmodule
```

```
tb_single_port_ram.v
```

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_086/project_1/project_1.srcs/sim_1/new/tb_single_port_ram.v

```
■ × //
Q.
                        1
         timescale 1ns / 1ps 🗸
 2 🖨
         3 ¦
         // Engineer: Anjan Prasad
 4
         // Create Date: 12/16/2024 10:22:08 AM
 5 ¦
         // Module Name: tb_single_port_ram
 6 🖒
         7
 8 ¦
 9 🖨
         module tb single port ram;
10
             parameter DATA WIDTH = 8;
11
             parameter ADDR WIDTH = 4;
12
13
             reg clk,we;
14
             reg [ADDR WIDTH-1:0] addr;
15
             reg [DATA WIDTH-1:0] data in;
16
             wire [DATA WIDTH-1:0] data out;
17
18
             single_port_ram #(DATA_WIDTH, ADDR_WIDTH)
19
             DUT (.clk(clk),
20
                  .we(we),
21
                  .addr(addr),
22
                  .data in(data in),
23
                  .data out(data out));
24
25 🖨
             initial begin
26
      \circ
               clk = 0;
27
                forever #5 clk = ~clk;
28 🖒
             end
29
30 🖨
             initial begin
31
              // Write operations
32
                  we = 1; addr = 16'd32; data in = 8'd12;
33
               \#5 \text{ we} = 1; \text{ addr} = 16'd25; \text{ data in} = 8'd254;
34
               \#5 \text{ we} = 1; \text{ addr} = 16'd12; \text{ data_in} = 8'd232;
      0
35
               \#5 \text{ we} = 1; \text{ addr} = 16'd10; \text{ data in} = 8'd121;
      0
36
               \#5 we = 1; addr = 16'd_{19}; data in = 8'd_{13};
37
      0
               \#5 we = 1; addr = 16'd24; data in = 8'd1;
      0
38
               \#5 \text{ we} = 1; \text{ addr} = 16' \text{d} 34; \text{ data in} = 8' \text{d} 16;
39
              // read operations
40
               #10 \text{ we} = 0; \text{ addr} = 16'd32;
      0
41
               #10 \text{ we} = 0; \text{ addr} = 16'd31;
      0
42
               #5
                   we = 0; addr = 16'd25;
      0
43
               #5
                   we = 0; addr = 16'd12;
      0
44
               #5
                   we = 0; addr = 16'd10;
      0
45
               #5
                   we = 0; addr = 16'd19;
      0
46
               #5
                   we = 0; addr = 16'd24;
47
      0
                   we = 0; addr = 16'd34;
               #5
48
               #10 $finish;
49 🖨
             end
50 🛆
         endmodule
          <
```