project_1 - [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_095/project_1/proje

Window Layout View Run Help Quick Access

10 s

MULATION - Behavioral Simulation - Functional - sim_1 - exponentiation_tb

exponentiation.v | exponentiation_tb.v | Untitled 3*



Tcl Console | Messages | Log

```
# run 1000ns
Time=0 | start=0 | base=  0 | exponent=  0 | result=    0 | done=0
Time=20000 | start=1 | base=  3 | exponent=  4 | result=    0 | done=0
Time=30000 | start=0 | base=  3 | exponent=  4 | result=    0 | done=0
Time=75000 | start=0 | base=  3 | exponent=  4 | result=   81 | done=0
Time=85000 | start=0 | base=  3 | exponent=  4 | result=   81 | done=1
Time=105000 | start=1 | base=  5 | exponent=  3 | result=   81 | done=0
Time=115000 | start=0 | base=  5 | exponent=  3 | result=   81 | done=0
Time=145000 | start=0 | base=  5 | exponent=  3 | result=  125 | done=0
Time=155000 | start=0 | base=  5 | exponent=  3 | result=  125 | done=1
Time=175000 | start=1 | base=  2 | exponent=  0 | result=  125 | done=0
Time=185000 | start=0 | base=  2 | exponent=  0 | result=    1 | done=0
Time=195000 | start=0 | base=  2 | exponent=  0 | result=    1 | done=1
$finish called at time : 205 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_095
```

Type a Tcl command here

Schematic

58 Cells 36 I/O Ports 124 Nets




temp_result0_i
I0[15:0]
I1[7:0]
*
O[15:0]
RTL_MULT
state_i__2
S=2'b00
S=2'b01
S=2'b10
S=default
I0
I1
I2
I3
O
S[1:0]
RTL_MUX
state_i__0
S=1'b1
S=default
I0
I1
O
S
RTL_MUX
state_i
V=8'd1", S=2'b00
V=8'd10", S=2'b01
S=2'b10
I0[1:0]
I1[1:0]
I2[1:0]
O[1:0]
S[1:0]
RTL_MUX
state_reg[1:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
state_i__1
S=1'b0
S=default
I0
I1
O
S
RTL_MUX


temp_result_i
I0[15:0]
I1[15:0]
O[15:0]
S[1:0]
RTL_MUX
temp_result_reg[15:0]
CLR
C
CE
Q
D
PRE
RTL_REG_ASYNC
n/c
temp_result_i__0
S=2'b00
S=2'b01
S=2'b10
S=default
I0
I1
I2
I3
O
result_i__0
result_reg[15:0]
result[15:0]
result_i
S=1'b1
S
done_i
done_reg
done
done_i__0

exponentiation.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_095/project_1/project_1.srcs/sources_1/new/exponentiation.v

```
1   `timescale 1ns / 1ps
2   //////////////////////////////////////////////////////////////////////////////////
3   // Engineer: Anjan Prasad
4   // Create Date: 12/25/2024 11:14:18 AM
5   // Module Name: exponentiation
6   //////////////////////////////////////////////////////////////////////////////////
7
8   module exponentiation #(parameter DATA_WIDTH = 8) (
9       input clk,
10      input reset,
11      input start,
12      input [DATA_WIDTH-1:0] base,
13      input [DATA_WIDTH-1:0] exponent,
14      output reg [DATA_WIDTH*2-1:0] result,
15      output reg done
16  );
17
18      reg [DATA_WIDTH-1:0] counter;
19      reg [1:0] state;
20      reg [DATA_WIDTH*2-1:0] temp_result;
21
22      localparam IDLE = 2'b00,
23                 COMPUTE = 2'b01,
24                 DONE = 2'b10;
25
26      always @(posedge clk or posedge reset) begin
27          if (reset) begin
28              state <= IDLE;
29              result <= 0;
30              temp_result <= 1;
31              counter <= 0;
32              done <= 0;
33          end else begin
34              case (state)
35                  IDLE: begin
36                      if (start) begin
37                          state <= COMPUTE;
38                          temp_result <= 1;
39                          counter <= 0;
40                          done <= 0;
41                      end
42                  end
43
44                  COMPUTE: begin
45                      if (counter < exponent) begin
46                          temp_result <= temp_result * base;
47                          counter <= counter + 1;
48                      end else begin
49                          result <= temp_result;
50                          state <= DONE;
```

exponentiation.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_095/project_1/project_1.srcs/sources_1/new/exponentiation.v

```
50                          state <= DONE;
51                      end
52                  end
53
54                  DONE: begin
55                      done <= 1;
56                      if (!start) state <= IDLE;
57                  end
58              endcase
59          end
60      end
61
62  endmodule
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
```

exponentiation_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_095/project_1/project_1.srcs/sim_1/new/exponentiation_tb.v

```
1   `timescale 1ns / 1ps
2   //////////////////////////////////////////////////////////////////////////////////
3   // Engineer: Anjan Prasad
4   // Create Date: 12/25/2024 11:15:17 AM
5   // Module Name: exponentiation_tb
6   //////////////////////////////////////////////////////////////////////////////////
7
8   module exponentiation_tb;
9
10      parameter DATA_WIDTH = 8;
11      reg clk,reset,start;
12      reg [DATA_WIDTH-1:0] base;
13      reg [DATA_WIDTH-1:0] exponent;
14      wire [DATA_WIDTH*2-1:0] result;
15      wire done;
16
17      exponentiation #(DATA_WIDTH) DUT (
18          .clk(clk),.reset(reset),.start(start),.base(base),
19          .exponent(exponent),.result(result),.done(done)
20      );
21
22      always #5 clk = ~clk;
23
24      initial begin
25          clk = 0;
26          reset = 1;
27          start = 0;
28          base = 0;
29          exponent = 0;
30          #10 reset = 0;
31          #10 start = 1; base = 3; exponent = 4;  // Test Case 1: 3^4 = 81
32          #10 start = 0;
33          wait(done);
34          #10;
35          #10 start = 1; base = 5; exponent = 3;  // Test Case 2: 5^3 = 125
36          #10 start = 0;
37          wait(done);
38          #10;
39          #10 start = 1; base = 2; exponent = 0;  // Test Case 3: 2^0 = 1
40          #10 start = 0;
41          wait(done);
42          #10;
43
44          $finish;
45      end
46      initial begin
47          $monitor("Time=%0t | start=%b | base=%d | exponent=%d | result=%d | done=%b
48                   $time, start, base, exponent, result, done);
49      end
50  endmodule
```