



```
decoder 2 4.v x three to eight decoder.v x three to eight decoder tb.v
                                                       x Untitled 10
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_036/project_1/project_1.srcs/sources_1/new/decoder_2_4.v
   `timescale 1ns / 1ps
      // Engineer: Anjan Prasad
      // Create Date: 10/27/2024 05:16:21 AM
      // Module Name: decoder 2 4
      8
      module decoder 2 4(EN, A0, A1, D);
10
      input EN, A0, A1;
11
       output [3:0] D;
12
13
    O | assign D[0] =(EN & ~A1 & ~A0);
14
    O | assign D[1] =(EN & ~A1 & A0);
15
    O | assign D[2] =(EN & A1 & ~A0);
16
      assign D[3] =(EN & A1 & A0);
      endmodule
```

```
Project Summary x decoder 2 4.v x three to eight decoder.v x three to eight decoder tb.v x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 036/project 1/project 1.srcs/sources 1/new/three to eight decoder.v
  `timescale 1ns / 1ps
             // Engineer: Anjan Prasad
   // Create Date: 10/27/2024 07:17:51 AM
    // Module Name: three to eight decoder
    8
    module three to eight decoder(
10
      input [1:0]a,
      input en,
      output [7:0]y
13
      );
14
      decoder 2 4 Decoder 1 (.EN(\simen),.A0(a[0]),.A1(a[1]),.D(y[3:0]));
15
       decoder 2 4 Decoder 2 (.EN(en),.A0(a[0]),.A1(a[1]),.D(y[7:4]));
16
    endmodule
```

```
decoder 2 4.v x three to eight decoder.v x three to eight decoder tb.v x Untitled 10 x
                                                                                                                                                         ? & 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 036/project 1/project 1.srcs/sim 1/new/three to eight decoder tb.v
                  1 📥
         timescale 1ns / 1ps
 2 🖨
         1// Engineer: Anjan Prasad
         // Create Date: 10/27/2024 07:28:24 AM
         1// Module Name: three to eight decoder to
 6 🖒
 8
         module three to eight decoder tb;
            reg [1:0]s;
10
             reg en;
11
            wire [7:0]y;
12
13
            three to eight decoder DUT (s,en,y);
14
15
              initial begin
16
                monitor("s = b, so at the output y0 = b, y1 = b, y2 = b, y3 = b, y4 = b, y5 = b, y6 = b, y7 = b ", s, y[0], y[1], y[2], y[3], y[4], y[5], y[6], y[7]);
17
18
                \{en,s\} = 3'b000; #10;
19
                \{en.s\} = 3'b001; #10;
20
     0
                \{en,s\} = 3'b010; #10;
21
22
23
24
25
26
27
28
29
                \{en,s\} = 3'b011; #10;
     0
                \{en,s\} = 3'b100; #10;
     0
                \{en,s\} = 3'b101; #10;
     \circ
                \{en,s\} = 3'b110; #10;
     0
                \{en,s\} = 3'b111; #10;
     \bigcirc
                $finish;
              end
30
         endmodule
```