



```
PIPO.v
     x D flipflop.v x PIPO tb.v x Untitled 4 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_058/project_1/project_1.srcs/sources_1/new/PIPO.v
`timescale 1ns / 1ps
 3 / // Engineer: Anjan Prasad
 4 : // Create Date: 11/18/2024 05:23:28 AM
 5 // Module Name: PIPO
 8
9
    module PIPO(
10
       input clk, reset,
11
       input [3:0] parallel in,
12
       output [3:0] parallel out
13
       );
14
15
       D flipflop D3(parallel in[3], clk, reset, parallel out[3]);
16
       D flipflop D2(parallel in[2], clk, reset, parallel out[2]);
17
       D flipflop D1(parallel in[1], clk, reset, parallel out[1]);
       D flipflop D0(parallel in[0], clk, reset, parallel out[0]);
18
19
20
    endmodule
21
```

```
PIPO.v
      x D flipflop.v
                   x PIPO tb.v x Untitled 4 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_058/project_1/project_1.srcs/sim_1/new/PIPO_tb.v
                timescale 1ns / 1ps
 2 🖨
       3 ¦
       1// Engineer: Anjan Prasad
 4
       // Create Date: 11/18/2024 05:28:19 AM
 5 ¦
       1// Module Name: PIPO tb
 6 🖒
        7
 8 ¦
 9 🖨
        module PIPO tb;
10
       req clk, reset;
11
       reg [3:0] parallel in;
12
        wire [3:0] parallel out;
13
14
        PIPO DUT(clk, reset, parallel in, parallel out);
15
16 🖨
        initial begin
17
           clk=1'b0;
     \circ
18
     \circ
           forever #5 clk=~clk;
19 🖒
           end
20
21 🖨
        initial begin
22
           reset= 1'b1;
     \circ
23
     \circ
           parallel in= 4'b0000;
24
           #10 reset= 1'b0;
25 🖒
           end
26
27
     0
           always #10 parallel in= $random;
28
29 🖨
        initial begin
           $monitor("\t\t clk: %d reset: %d parallel in: %b parallel out: %b", clk, reset, parallel in, parallel out);
30
     0
     \bigcirc
31
           #100 $finish;
32 🛆
           end
33 🖒
        endmodule
34
```