






Name	Value
clk	1
reset	0
> freq_control[9:0]	10
▼ sine_out[7:0]	253
8 [7]	1
8 [6]	1
8 [5]	1
8 [4]	1
8 [3]	1
8 [2]	1
8 [1]	0
8 [0]	1







sine_wave_generator.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_099/project_1/project_1.srscs/sources_1/new/sine_wave_generator.v



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/29/2024 09:25:52 AM
5  // Module Name: sine_wave_generator
6  ///////////////////////////////////////////////////////////////////
7
8  module sine_wave_generator #(
9      parameter PHASE_WIDTH = 10,
10     parameter DATA_WIDTH = 8
11 ) (
12     input wire clk,
13     input wire reset,
14     input wire [PHASE_WIDTH-1:0] freq_control,
15     output reg [DATA_WIDTH-1:0] sine_out
16 );
17
18     reg [PHASE_WIDTH-1:0] phase_acc;
19
20     // Sine LUT
21     reg [DATA_WIDTH-1:0] sine_lut [0:(1<<PHASE_WIDTH)-1];
22     integer i;
23     // Initialize LUT with precomputed sine values
24     initial begin
25
26         for (i = 0; i < (1<<PHASE_WIDTH); i = i + 1) begin
27             sine_lut[i] = $rtoi((2**(DATA_WIDTH-1)-1) *
28                 (1 + $sin(2 * 3.14159265359 * i / (1<<PHASE_WIDTH))));
29         end
30     end
31
32
33     always @(posedge clk or posedge reset) begin
34         if (reset) begin
35             phase_acc <= 0;
36         end else begin
37             phase_acc <= phase_acc + freq_control; // Increment phase by frequency control
38         end
39     end
40
41     always @(posedge clk) begin
42         sine_out <= sine_lut[phase_acc[PHASE_WIDTH-1:0]];
43     end
44
45 endmodule
```

sine_wave_generator_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_099/project_1/project_1.srscs/sim_1/new/sine_wave_generator_t



```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/29/2024 09:27:51 AM
5  // Module Name: sine_wave_generator_tb
6  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
7
8  module sine_wave_generator_tb;
9
10     parameter PHASE_WIDTH = 10;
11     parameter DATA_WIDTH = 8;
12
13     reg clk;
14     reg reset;
15     reg [PHASE_WIDTH-1:0] freq_control;
16     wire [DATA_WIDTH-1:0] sine_out;
17
18
19     sine_wave_generator #( .PHASE_WIDTH(PHASE_WIDTH), .DATA_WIDTH(DATA_WIDTH) ) DUT (
20         .clk(clk),
21         .reset(reset),
22         .freq_control(freq_control),
23         .sine_out(sine_out)
24     );
25
26     always #5 clk = ~clk;
27
28     initial begin
29
30         clk = 0;
31         reset = 1;
32         freq_control = 0;
33
34         #10 reset = 0;
35
36         #10 freq_control = 10;
37
38         #1000 $stop;
39     end
40
41     initial begin
42         $monitor("Time=%0t | freq_control=%d | sine_out=%d",
43             $time, freq_control, sine_out);
44     end
45
46 endmodule
```