





```
T ff.v
      x T ff tb.v
                  x Untitled 3
                             ×
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_049/Tff/Tff.srcs/sim_1/new/T_ff_tb.v
                1 📥
       timescale 1ns / 1ps
 2 🖨
       3 ¦
       1// Engineer: Anjan Prasad
 4
       // Create Date: 11/09/2024 06:56:43 AM
 5 ¦
       // Module Name: T ff tb
 6 占
       7
 8
 9
       module T ff tb;
       req clk,rst,t;
10
       wire q;
11
         T ff DUT(t,clk,rst,q);
12
13
14
         initial
15
         begin
16
             clk=0:
     0
17
             t=0:
18
              forever #4 clk=~clk;
19
         end
20
21
         initial
22
             begin
23
                rst=1:
24
     \circ
                #10;
     0
25
                rst=0:
     0
26
                forever
27
                beain
28
     0
                #10 t = 1'b1;
29
                #20 t = 1'b0:
30
                end
31
             end
32
           initial begin
33
           $monitor("\t clock: %b T: %b Q: %b",clk,t,q);
     0
34
           #100$finish;
35
           end
        endmodule
36
37
         Messages
Tcl Console
                   Log
```