



```
x mux 2 to 1.v x full adder.v
carry skip adder.v
                                            x tb carry skip adder.v
                                                                 x Untitled 3
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 019/project 1/project 1.srcs/sources 1/new/carry skip adder.v
    1 📥
 2 0
       // Engineer: Anjan Prasad
 4 :
       // Create Date: 10/10/2024 09:12:03 AM
       // Module Name: carry_skip_adder
 5
 6
       module carry skip adder(
10
       input [3:0] a,b,
       input c,
12
       boutput [3:0] sum,
13
       output cout);
          wire [3:0] s,c1,p;
14
15
16
17
         full adder FA1(a[0],b[0],c,sum[0],c1[0]);
         full_adder FA2(a[1],b[1],c1[0],sum[1],c1[1]);
18
         full_adder FA3(a[2],b[2],c1[1],sum[2],c1[2]);
19
         full_adder FA4(a[3],b[3],c1[2],sum[3],c1[3]);
20
21
       \exists assign p = a^b;
       \frac{1}{2} assign s = & (p [3:0]);
23
        mux 2 to 1 M1 (c,c1[3],s,cout);
24
       endmodule
25
26
27
28
29
```

```
carry skip adder.v
                x mux 2 to 1.v x full adder.v
                                              x tb carry skip adder.v
                                                                   x Untitled 3 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 019/project 1/project 1.srcs/sim 1/new/tb carry skip adder.v
                Q.
 3 🖨
        4
        // Engineer: Anjan Prasad
5 ¦
        // Create Date: 10/10/2024 09:12:03 AM
 6
        '// Module Name: tb carry skip adder
 7 🖒
        8 ¦
 9 ¦
        module tb carry skip adder;
10
           reg [3:0] a, b;
11
           reg c;
12
           wire [3:0] sum;
13
           wire cout;
14
           wire [4:0] total;
15
16
           carry skip adder uut (.a(a),.b(b),.c(c),.sum(sum),.cout(cout));
17
        assign total = {cout,sum};
18
19
           initial begin
20
21
               $monitor("Time=%0t | a=%d, b=%d, c=%b | total=%d | sum=%d, cout=%b", $time, a, b, c,total, sum, cout);
22
               a = 4'b0001; b = 4'b0010; c = 1'b0;
23
               #10:
24
     \circ
               a = 4'b0110; b = 4'b0101; c = 1'b0;
25
               #10:
26
               a = 4'b1111; b = 4'b0001; c = 1'b1;
27
               #10;
28
               a = 4'b1010; b = 4'b0101; c = 1'b1;
29
               #10;
30
               a = 4'b1111; b = 4'b1111; c = 1'b0;
31
     \circ
               #10:
32
               a = 4'b1100; b = 4'b0011; c = 1'b1;
33
              #10;
34
35
     0
               $stop;
36
           end
37
        endmodule
38
     0
     0
```

