



```
IC 74148.v *
             x tb IC 74148.v
                               x Untitled 2*
                                                                                         ? 🗗 [
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 034/project 1/project 1.srcs/sources 1/new/IC 74148.v
Q
                       \times
                                    //
                                                                                             Ф
 1
 2 🖨
         3 :
         // Engineer: Anjan Prasad
 4
         // Create Date: 10/25/2024 07:01:43 AM
 5 ¦
         // Module Name: priority encoder
 6 🖒
         7
 8 🖨
         module IC 74148(
            input[7:0]d,
 9
10
            input En,
11
            output reg [2:0]a,
12
            output reg Group signal, Enable output);
13
14 🖨
            always @(*)begin
15 🖨
     \circ
                if(~En)begin
16 🖨
     \circ
                    casex(d)
17 🖨
     0
                        8'b11111111:begin
18
                            a = 3'b111;Group signal = 1;Enable output = 0;
19 🖒
                        end
20 🖨
                        8'bxxxxxxx0:begin
21
                            a = 3'b000; Group signal = 0; Enable output = 1;
22 🖒
                        end
23 🖨
                        8'bxxxxxxx01:begin
24
                            a = 3'b001;Group signal = 0;Enable output = 1;
25 🛆
26 🖨
                        8'bxxxxx011:begin
27
                            a = 3'b010; Group signal = 0; Enable output = 1;
28 🖒
     0
                        end
29 🖨
                        8'bxxxx0111:begin
30
                            a = 3'b011;Group signal = 0;Enable output = 1;
31 🛆
     0
                        end
32 🖨
                        8'bxxx01111:begin
33
                            a = 3'b100; Group signal = 0; Enable output = 1;
34 🖒
     \circ
                        end
35 🖨
                        8'bxx011111:begin
36
                            a = 3'b101;Group signal = 0;Enable output = 1;
     0
37 🛆
                        end
38 🖨
                        8'bx0111111:begin
39
                            a = 3'b110; Group signal = 0; Enable output = 1;
40 🛆
     0
                        end
41 🖨
                        8'b01111111:begin
42
                            a = 3'b111; Group signal = 0; Enable output = 1;
43 🖒
                        end
44 🖒
                      endcase
45 🖒
                    end
46 🖨
               else begin
47 🖨
                  casex(d)
48 🖨
     0
                        8'bxxxxxxxx:begin
49
                            a = 3'b111; Group signal = 1; Enable output = 1;
50 🛆
                        end
51 🖒
                  endcase
52 🖨
                end
53 🖒
            end
54 🖒
         endmodule
55
```

```
IC 74148.v
           x tb IC 74148.v x Untitled 2*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 034/project 1/project 1.srcs/sim 1/new/tb IC 74148.v
                 Q,
 1 :
        timescale 1ns / 1ps
 2 🖨
        3 ¦
        // Engineer: Anjan Prasad
 4 :
        // Create Date: 10/25/2024 07:11:35 AM
 5 ¦
        // Module Name: tb IC 74148
 6 🖒
        7
8 🖨
        module tb IC 74148:
            reg [7:0] d;
 9 :
10
            reg En;
11
            wire [2:0] a;
12
            wire q;
13
            wire e;
14
15
            IC 74148 DUT (.d(d),.En(En),.a(a),.Group signal(g),.Enable output(e));
16
17 白
            initial begin
18
               En = 0:
                                                       // Enable the encoder
19
               d = 8'b000000000; #10;
                                                       // Test case 1: All inputs are low
               $display("Input: %b, Output: a=%b, q=%b, e=%b", d, a, q, e);
20
21
               d = 8'b00000001; #10;
                                                       // Test case 2: Input 0 is high
               $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
22
               d = 8'b00000100; #10;
23
                                                       // Test case 3: Input 3 is high
               $display("Input: %b, Output: a=%b, q=%b, e=%b", d, a, q, e);
24
25
               d = 8'b001000000; #10:
                                                       // Test case 4: Input 5 is high
               $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
26
27
               d = 8'b100000000; #10;
                                                       // Test case 5: Input 7 is high
28
               $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
                                                       // Test case 6: All inputs high
29
               d = 8'b111111111; #10;
               $display("Input: %b, Output: a=%b, g=%b, e=%b", d, a, g, e);
     0
30
31
                                                       // Test case 7: Enable signal high
               En = 1:
32
               d = 8'b000011111: #10:
                                                       // Irrelevant when En is high
               $display("Input: %b, Output: a=%b, q=%b, e=%b", d, a, q, e);
33
     0
34
     0
               $finish:
35 占
            end
36 i
37 🖒
        endmodule
     0
```

