



Messages

Log

Tcl Console

```
fq_divider_odd.v
                                    x Untitled 1
               x fq divider odd tb.v
                                                 \times
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 072/project 1/project 1.srcs/sources 1/new/fq divider odd.v
                         ■ × //
 1
        `timescale ins /
///////Redo Ctrl
                       2 🖨
 3 ¦
        '// Engineer: Anjan Prasad
 4
        // Create Date: 12/02/2024 11:33:31 AM
 5
        '// Module Name: fq divider odd
 6 🖒
        7
8 🖨
        module fq divider odd(
 9 ¦
            input clk,
10
            input reset,
11
            output reg clk out
12
13
            reg [1:0] counter;
14
15 🖨
            always @(posedge clk or posedge reset) begin
16 🖨
               if (reset) begin
17
                   counter \leq 2'b00;
18
     0
                   clk out \leq 1'b0;
     0
19 🖨
               end else begin
20 🖨
                   if (counter == 2'b10) begin
21
     0
                       counter \leq 2'b00;
                                           // Reset counter after 3 cycles
     0
22
                       clk out <= ~clk out; // Toggle output clock
     0
23 🖨
                   end else begin
24
                       counter <= counter + 1;
25 🛆
     0
                   end
26 🛆
               end
27 🚡
            end
28 🖒
        endmodule
29
```

Messages

Log

Tcl Console

```
fq divider odd.v
               x fq_divider_odd_tb.v
                                  x Untitled 1
                                              \times
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 072/project 1/project 1.srcs/sim 1/new/fq divider odd tb.v
                       ■ × //
                    timescale 1ns / 1ps
 1
2 🖨
        3 ¦
        '// Engineer: Anjan Prasad
 4
       // Create Date: 12/02/2024 11:38:20 AM
 5
       '// Module Name: fq divider odd tb
 6 🖒
        7
8
9 🖨
        module fq divider odd tb;
10
           reg clk;
11
           reg reset;
12
           wire clk_out;
13
14
           fq divider odd DUT (
15
              .clk(clk),
16
               .reset(reset),
17
               .clk out(clk out)
18
           );
19
20 🖨
           initial begin
21
               clk = 0;
22
               forever #5 clk = ~clk;
23 🖒
           end
24
25 🖨
           initial begin
26
               reset = 1;
27
               #10 \text{ reset} = 0;
28
29
     0
              #120;
     0
30
               $stop;
31 🖒
           end
32 🛆
     0
        endmodule
33
     \bigcirc
```