



```
mux 2 to 1.v
           x full adder by mux.v x adder tb.v x Untitled 1 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 027/project 1/project 1.srcs/sources 1/new/full adder by mux.v
    `timescale 1ns / 1ps
   3 ¦
   // Engineer: Anjan Prasad
   // Create Date: 10/18/2024 08:38:25 AM
   // Module Name: full adder by mux
    7
8
    module full adder by mux(
10
       input a,b,cin,
11
       output sum, carry
12
       );
13
       wire [4:0]w;
14
15
       mux 2 to 1 not1(1'b1, 1'b0, a, w[0]);
16
       mux 2 to 1 M1(a, w[0], b, w[1]);
17
       mux 2 to 1 not2(1'b1, 1'b0, w[1], w[2]);
       mux 2 to 1 M2(w[1], w[2], cin, sum);
18
19
20
       mux 2 to 1 And 1(1'b^0, w[1], cin, w[3]);
21
       mux 2 to 1 And 2(1'b^0, a, b, w[4]);
22
       mux 2 to 1 M3(w[3], w[4], w[4], carry);
23
24
    endmodule
```

```
x full adder by mux.v
mux 2 to 1.v
                                 x adder tb.v
                                               x Untitled 1
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 027/project 1/project 1.srcs/sim 1/new/adder tb.v
                      1 📥
        timescale 1ns / 1ps 🌣
 2 🖨
        3 ¦
        // Engineer: Anjan Prasad
 4
        // Create Date: 10/18/2024 08:47:52 AM
 5 占
        6
 7
 8
        module adder tb;
 9
         req a, b, cin;
10
         wire sum, carry;
11
12
         full adder by mux DUT(a, b, cin, sum, carry);
13
14
         initial begin
15
16
           a = 0; b = 0; cin = 0;
17
           #10:
           a = 0; b = 0; cin = 1;
18
19
           #10;
           a = 0; b = 1; cin = 0;
20
21
           #10;
22
           a = 0; b = 1; cin = 1;
23
           #10;
           a = 1; b = 0; cin = 0;
24
25
           #10;
26
           a = 1; b = 0; cin = 1;
27
           #10;
           a = 1; b = 1; cin = 0;
28
29
           #10;
30
           a = 1; b = 1; cin = 1;
31
           #10;
     0
32
         end
     0
33
     0
34
           initial begin
35
     0
           $monitor("a = %b, b = %b, cin = %b, sum = %b, carry = %b", a, b, cin, sum, carry);
     0
36
           #80 $finish;
     0
37
         end
     0
38
        endmodule
```

```
mux_2_to_1.v × full_adder_by_mux.v × adder_tb.v × Untitled 1 ×
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_027/project_1/project_1.srcs/sources_1/new/mux_2_to_1.v
    module mux 2 to 1(
          input a,b,
         input sel,
         output y out
       assign y out= sel ? b : a;
       endmodule
```