



```
Project Summary
              x demux to gates.v x Schematic
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 031/project 1/project 1.srcs/sources 1/new/demux to gates.v
    // Engineer: Anjan Prasad
   // Create Date: 10/22/2024 06:19:32 AM
   // Module Name: demux to gates
   7
8
9 🖨
    module demux to gates(
10
       input a, b,
11
       output and g,or g,nand g,nor g
12
       );
13
       wire w0,w1, w2, w3,w4,w5,w6,w7,w8,w9,w10,w11;
14
15
       demux 1 to 2 andgate(b, a, w0, and g);
16
17
18
       demux 1 to 2 gate(b, \sima, w1, w2);
19
       demux 1 to 2 not t1(w1, 1'b1, or g, w3);
20
21
22
       demux 1 to 2 nandgate(b, a, w4, w5);
23
       demux 1 to 2 not t2(w5, 1'b1, nand g, w6);
24
25
26
       demux 1 to 2 norgate(b, ~a, nor g, w7);
27
28
    endmodule
29
30
31
```

```
demux to gates.v x Untitled 1
                          x demux gates tb.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 031/project 1/project 1.srcs/sim 1/new/demux gates tb.v
   timescale 1ns / 1ps
2 🖨
       3 ¦
       // Engineer: Anjan Prasad
       // Create Date: 10/22/2024 06:32:58 PM
5 ¦
       '// Module Name: demux gates tb
6 0
       7
8 ¦
9 🖨
       module demux gates tb;
10
11
         reg a,b;
12
          wire and g,or g,nand g,nor g;
13
          demux to gates DUT (a,b, and g,or g,nand g,nor g);
14 🖨
       initial begin
15
    \bigcirc a = 1'b0; b = 1'b0;
    O #10;
16
    \bigcirc | a = 1'b0; b = 1'b1;
17
18
      #10:
      a = 1'b1; b = 1'b0;
19
20
       #10;
21
      a = 1'b1; b = 1'b1;
22
    O #10;
23
    ○⇒ $finish;
24 🖒
       end
25 白
       endmodule
26
```