



sequence\_counter\_0110.v x sequence\_counter\_0110\_tb.v x Untitled 4 x



Name

Value

clk

1

reset

0

in

0

detected

0

0.000 ns

50.000 ns

100.000 ns

120

Tcl Console x

Messages

Log



```
# set_property needs_save false [current_wave_config]
# } else {
#   send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start wi
# }
# }
# run 1000ns
Time: 0 | in = 0 | detected = 0
Time: 30000 | in = 1 | detected = 0
Time: 50000 | in = 0 | detected = 0
Time: 55000 | in = 0 | detected = 1
Time: 65000 | in = 0 | detected = 0
Time: 80000 | in = 1 | detected = 0
Time: 110000 | in = 0 | detected = 0
$stop called at time : 120 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_066/p
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sequence_counter_0110_tb_behav' loade
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 936
```

Type a Tcl command here



```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/26/2024 08:51:42 AM
5  // Module Name: sequence_counter_0110
6  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
7
8  module sequence_counter_0110(
9      input clk,           // Clock signal
10     input reset,         // Active high reset
11     input in,            // Serial input
12     output reg detected // High when sequence 0110 is detected
13 );
14     // State encoding as parameters
15     localparam S0 = 3'b000, // Initial state
16                S1 = 3'b001, // Detected '0'
17                S2 = 3'b010, // Detected '01'
18                S3 = 3'b011, // Detected '011'
19                S4 = 3'b100; // Detected '0110'
20
21     reg [2:0] current_state, next_state;
22
23     always @(posedge clk or posedge reset) begin
24         if (reset)
25             current_state <= S0; // Reset to initial state
26         else
27             current_state <= next_state;
28     end
29     always @(*) begin
30         // Default assignments
31         next_state = current_state;
32         detected = 1'b0;
33
34         case (current_state)
35             S0: if (in == 1'b0) next_state = S1; // Transition to S1 on '0'
36             S1: if (in == 1'b1) next_state = S2; // Transition to S2 on '1'
37                 else next_state = S1;           // Stay in S1 on '0'
38             S2: if (in == 1'b1) next_state = S3; // Transition to S3 on '1'
39                 else next_state = S0;           // Back to S0 on '0'
40             S3: if (in == 1'b0) next_state = S4; // Transition to S4 on '0'
41                 else next_state = S2;           // Back to S2 on '1'
42             S4: begin
43                 detected = 1'b1;                // Sequence detected
44                 if (in == 1'b0) next_state = S1; // Allow overlapping detection
45                 else next_state = S2;
46             end
47             default: next_state = S0;           // Default state
48         endcase
49     end
50 endmodule
```

## sequence\_counter\_0110\_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_066/project\_1/project\_1.srscs/sim\_1/new/sequence\_counter\_0110\_tb.



```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 11/26/2024 09:08:55 AM
5  // Module Name: sequence_counter_0110_tb
6  //////////////////////////////////////
7
8  module sequence_counter_0110_tb;
9      reg clk, reset, in;
10     wire detected;
11
12     sequence_counter_0110 DUT (
13         .clk(clk), .reset(reset), .in(in), .detected(detected)
14     );
15
16     initial begin
17         clk = 0;
18         forever #5 clk = ~clk;
19     end
20
21     initial begin
22
23         reset = 1;
24         in = 0;
25
26         #10 reset = 0;      // Release reset
27
28         // Apply test sequence: 01100110
29         #10 in = 0;         // S1
30         #10 in = 1;         // S2
31         #10 in = 1;         // S3
32         #10 in = 0;         // S4 (detected = 1)
33         #10 in = 0;
34         #10 in = 0;
35         #10 in = 1;
36         #10 in = 1;
37         #10 in = 1;
38         #10 in = 0;
39
40         #10 $stop;
41     end
42
43     initial begin
44         $monitor("Time: %0t | in = %b | detected = %b ",
45             $time, in, detected);
46     end
47 endmodule
48
```