
T_flipflop



```
JK conversion.v
                                                                ? _ D Z X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 052/project 1/project 1.srcs/sources 1/new/JK conversion.v
       ★ | → | X | ■ | ■ | X | // | ■ | ♀
    `timescale 1ns / 1ps
 3 ¦
   // Engineer: Anjan Prasad
 4
   // Create Date: 11/12/2024 10:59:56 AM
 5
   // Module Name: JK conversion
 7
 8
 10
       input S, R, D, T, clk, reset,
11
       output q_sr, q_d, q_t
12
    );
13
14
       SR flipflop sr ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(q sr));
15
16
       D flipflop d ff (.D(D), .clk(clk), .reset(reset), .Q(q d));
17
18
       T flipflop t ff (.T(T), .clk(clk), .reset(reset), .Q(q t));
    endmodule
19 🛆
20
JK flipflop.v
                                                                  _ D 27 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 052/project 1/project 1.srcs/sources 1/new/JK flipflop.v
         3 ¦
   // Engineer: Anjan Prasad
 4
   // Create Date: 11/12/2024 11:05:13 AM
 5
   // Module Name: JK flipflop
 7
 8
 9
    module JK flipflop (
10
       input J, K, clk, reset,
11
       output req Q
12
    );
13
       always @(posedge clk or posedge reset) begin
14
          if (reset)
15
             Q <= 0;
16
          else begin
17
             case ({J, K})
18
                2'b00: Q \le Q;
                              // Hold state
19
               2'b01: Q <= 0;
                             // Reset
20
                2'b10: Q <= 1;
                              // Set
```

```
SR flipflop.v
                                                                   _ D 27 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sources_1/new/SR_flipflop.v

→ X ■ To X // III

    `timescale 1ns / 1ps
 3 ¦
   // Engineer: Anjan Prasad
 4
   // Create Date: 11/12/2024 11:01:59 AM
   // Module Name: SR flipflop
 5
 7
8
9
   module SR flipflop (
10
       input S, R, clk, reset,
11
       output Q
12
   );
13
      wire J = S;
14
      wire K = R;
15
16
       JK flipflop jk ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(Q));
17
    endmodule
18
T flipflop.v
                                                                  _ D 7 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 052/project 1/project 1.srcs/sources 1/new/T flipflop.v
                                                                       \times

→ X ■ T X // ■ Q

    `timescale 1ns / 1ps
 3 ¦
   // Engineer: Anjan Prasad
 4
   // Create Date: 11/12/2024 11:01:59 AM
 5
   // Module Name: T flipflop
 7
 8
9
   module T flipflop (
       input T, clk, reset,
10
11
       output Q
12
    );
13
      wire J = T:
14
      wire K = T;
15
16
       JK flipflop jk ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(Q));
17
    endmodule
18
 > Open Implemented Design
```

```
D flipflop.v
                                                                   _ D 2 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 052/project 1/project 1.srcs/sources 1/new/D flipflop.v
// Engineer: Anjan Prasad
   // Create Date: 11/12/2024 11:01:59 AM
    // Module Name: D flipflop
    module D flipflop (
10
      input D, clk, reset,
      output Q
12
     wire J = D;
14
     wire K = \sim D;
15
16
       JK_flipflop jk_ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(Q));
17
    endmodul e
18
```

JK_conversion_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_052/project_1/project_1.srcs/sim_1/new/JK_conversion_tb.v

```
`timescale 1ns / 1ps
3 / // Engineer: Anjan Prasad
4
    // Create Date: 11/12/2024 11:53:21 AM
5 // Module Name: JK conversion tb
7
9 ¦
       reg S, R, D, T, clk, reset;
10
       wire q sr, q d, q t;
11
12
       JK conversion DUT (.S(S), R(R), D(D), T(T), clk(clk), reset(reset), q_sr(q_sr), q_d(q_d), q_t(q_t));
13 🖨
        initial begin
14
           clk = 0;
15
           forever #5 clk = ~clk;
16 🛆
       end
17 🖨
       initial begin
           S = 0; R = 0; D = 0; T = 0; reset = 1;
18
19
           #10 \text{ reset} = 0;
20
           // Test SR flip-flop behavior
21
           #10 S = 1; R = 0;
22
           #10 S = 0; R = 1;
23
           #10 S = 0; R = 0;
24
           #10 S = 1; R = 1;
                              // Invalid condition for SR flip-flop
25 白
       end
26 🖨
       initial begin
27
           // Test D flip-flop behavior
28
           #10 D = 1:
                               // output should set
29
           #10 D = 0;
                               // output should reset
30 🛆
       end
31 🖨
       initial begin
32
           // Test T flip-flop behavior
33
           #10 T = 1:
34
           #30 T = 1;
35
           #10 T = 0:
36 🛆
       end
37 🖨
       initial begin
38
           // Reset the flip-flops and repeat
39
           #50 \text{ reset} = 1;
40
           #10 \text{ reset} = 0;
41
           // Test SR flip-flop behavior again
42
           #10 S = 1; R = 0;
           #10 S = 0; R = 1;
43
44
           #50 $stop;
45 白
       end
46 🖨
       initial begin
47
           $monitor("Time = \%0t | S = \%b, R = \%b, D = \%b, T = \%b | q sr = \%b, q d = \%b, q t = \%b",
48
                    $time, S, R, D, T, q_sr, q_d, q_t);
49 🛆
        end
50 andmodule
     <
```