
Untitled 5
68.215 ns
Name
Value
0.000 ns
20.000 ns
40.000 ns
60.000 ns
80.000 ns
clk
1
reset
0
start
0
don...
0
st...0]
1
1
2
4
8
1

Schematic

7 Cells 8 I/O Ports 20 Nets



fsm_one_hot.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_084/project_1/project_1.srcs/sources_1/new/fsm_one_hot.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/14/2024 11:28:23 AM
5  // Module Name: fsm_one_hot
6  //////////////////////////////////////////////////////////////////////////////////
7
8  module fsm_one_hot (
9      input clk,reset,start,done_signal,
10     output reg [3:0] state
11 );
12
13     parameter IDLE    = 4'b0001,
14               LOAD    = 4'b0010,
15               PROCESS = 4'b0100,
16               DONE    = 4'b1000;
17
18     reg [3:0] next_state;
19
20     // Sequential Block for State Transition
21     always @(posedge clk or posedge reset) begin
22         if (reset)
23             state <= IDLE;
24         else
25             state <= next_state;
26     end
27     // Combinational Block for Next State Logic
28     always @(*) begin
29         case (state)
30             IDLE:
31                 if (start) next_state = LOAD;
32                 else next_state = IDLE;
33
34             LOAD:
35                 next_state = PROCESS;
36
37             PROCESS:
38                 if (done_signal) next_state = DONE;
39                 else next_state = PROCESS;
40
41             DONE:
42                 next_state = IDLE;
43
44             default:
45                 next_state = IDLE; // Default to IDLE for safety
46         endcase
47     end
48 endmodule
49
50
```

tb_fsm_one_hot.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_084/project_1/project_1.srcs/sim_1/new/tb_fsm_one_hot.v

```
1   `timescale 1ns / 1ps
2   //////////////////////////////////////////////////////////////////////////////////
3   // Engineer: Anjan Prasad
4   // Create Date: 12/14/2024 11:29:19 AM
5   // Module Name: tb_fsm_one_hot
6   //////////////////////////////////////////////////////////////////////////////////
7
8   module tb_fsm_one_hot;
9
10      reg clk;
11      reg reset;
12      reg start;
13      reg done_signal;
14      wire [3:0] state;
15
16      fsm_one_hot DUT (
17          .clk(clk),
18          .reset(reset),
19          .start(start),
20          .done_signal(done_signal),
21          .state(state)
22      );
23
24      initial begin
25          clk = 0;
26          forever #5 clk = ~clk; // 10ns clock period
27      end
28
29      initial begin
30          reset = 1; start = 0; done_signal = 0; #15;
31
32          reset = 0; #10;
33
34          start = 1; #10;
35
36          start = 0; #20;
37
38          done_signal = 1; #10;
39
40          done_signal = 0; #20;
41
42          $finish;
43      end
44
45      initial begin
46          $monitor("Time = %0t | Reset = %b | Start = %b | Done = %b | State = %b",
47                   $time, reset, start, done_signal, state);
48      end
49
50  endmodule
```