









## exponentiation.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_095/project\_1/project\_1.srcs/sources\_1/new/exponentiation.v

```
Q
                      1
        timescale 1ns / 1ps
 2 🖨
        3 ¦
        // Engineer: Anjan Prasad
 4
        // Create Date: 12/25/2024 11:14:18 AM
 5
        '// Module Name: exponentiation
6 🖒
        7 :
8 🖨
        imodule exponentiation #(parameter DATA WIDTH = 8) (
 9 ¦
            input clk,
10
            input reset,
11
            input start,
            input [DATA WIDTH-1:0] base,
12
13
            input [DATA WIDTH-1:0] exponent,
14
            output reg [DATA WIDTH*2-1:0] result,
15
            output reg done
16
        );
17
18
            reg [DATA WIDTH-1:0] counter;
19
            reg [1:0] state;
20
            reg [DATA WIDTH*2-1:0] temp_result;
21
22
            localparam IDLE = 2'b00,
23
                      COMPUTE = 2'b01,
24
                      DONE = 2'b10;
25
26 🖨
            always @(posedge clk or posedge reset) begin
27 🖨
                if (reset) begin
28
                   state <= IDLE;
29
                   result <= 0;
30
                   temp result <= 1;
     0
31
                   counter <= 0;
     0
32
                   done <= 0:
     \circ
33 🖨
                end else begin
34 ⊖
35 ⊖
                   case (state)
     0
                       IDLE: begin
36 ₫
                           if (start) begin
37
     0
                               state <= COMPUTE;
38
                               temp result <= 1;
     0
39
                               counter <= 0;
40
     0
                               done \leq 0;
41 <del>|</del> 42 <del>|</del> <del>|</del>
                           end
                       end
43 ¦
44 🖨
                       COMPUTE: begin
45 🖨
                           if (counter < exponent) begin
46
     0
                               temp result <= temp result * base;
47
                               counter <= counter + 1;
48
                           end else begin
49
                               result <= temp_result;
50
                               state <= DONE:
```

## exponentiation.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day\_095/project\_1/project\_1.srcs/sources\_1/new/exponentiation.v **■** × // Q $\chi$ Ē state <= DONE; 51 <del>|</del> 52 <del>|</del> 53 <del>|</del> . end end 54 🖨 DONE: begin done <= 1; if (!start) state <= IDLE; 57 🖒 end 59 60 60 60 endcase end end 62 🖒 endmodule <

## exponentiation\_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_095/project\_1/project\_1.srcs/sim\_1/new/exponentiation\_tb.v

```
Q
1
        timescale 1ns / 1ps
2 🖨
        3 ¦
        // Engineer: Anjan Prasad
4
        // Create Date: 12/25/2024 11:15:17 AM
5
        // Module Name: exponentiation tb
6 🖒
        7
8 🖨
        module exponentiation tb;
9
10
           parameter DATA WIDTH = 8;
11
            reg clk,reset,start;
12
            req [DATA WIDTH-1:0] base;
13
            reg [DATA WIDTH-1:0] exponent;
14
           wire [DATA WIDTH*2-1:0] result;
15
           wire done;
16
17
            exponentiation #(DATA WIDTH) DUT (
18
               .clk(clk),.reset(reset),.start(start),.base(base),
19
               .exponent(exponent),.result(result),.done(done)
20
            );
21
22
            always #5 clk = ~clk;
23
24 🖨
           initial begin
25
               clk = 0;
26
               reset = 1;
27
               start = 0;
28
               base = 0;
29
               exponent = 0;
30
               #10 \text{ reset} = 0;
31
               #10 start = 1; base = 3; exponent = 4; // Test Case 1: 3^4 = 81
32
     0
               #10 \text{ start} = 0;
33
               wait(done);
34
               #10;
35
               #10 start = 1; base = 5; exponent = 3; // Test Case 2: 5^3 = 125
36
               #10 \text{ start} = 0;
     0
37
               wait(done);
38
               #10:
39
               #10 start = 1; base = 2; exponent = 0; // Test Case 3: 2^0 = 1
40
               #10 \text{ start} = 0;
41
               wait(done);
42
     0
               #10;
43
44
               $finish;
45 🖒
            end
     0
46 🖨
            initial begin
     0
               $monitor("Time=%0t | start=%b | base=%d | exponent=%d | result=%d | done=%l
47
48
                        $time, start, base, exponent, result, done);
49 🖨
            end
50 🛆
        endmodule
         <
```