



```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/19/2024 08:30:28 AM
5  // Module Name: sync_fifo_tb
6  ///////////////////////////////////////////////////////////////////
7
8  module sync_fifo_tb;
9
10     parameter DATA_WIDTH = 8;
11     parameter DEPTH = 16;
12
13     reg clk, reset, wr_en, rd_en;
14     reg [DATA_WIDTH-1:0] data_in;
15     wire [DATA_WIDTH-1:0] data_out;
16     wire full, empty;
17
18     sync_fifo #(DATA_WIDTH(DATA_WIDTH), .DEPTH(DEPTH)) DUT (
19         .clk(clk),.reset(reset),
20         .wr_en(wr_en),.rd_en(rd_en),
21         .data_in(data_in),.data_out(data_out),
22         .full(full),.empty(empty)
23     );
24
25     always #5 clk = ~clk;
26
27     initial begin
28
29         clk = 0; reset = 1; wr_en = 0; rd_en = 0; data_in = 0;
30         #10 reset = 0;
31
32         $display("Writing Data into FIFO...");           // Write data into the FIFO
33         repeat (5) begin
34             @(posedge clk);
35             wr_en = 1; rd_en = 0;
36             data_in = $random % 256; // Random 8-bit data
37             $display("Time: %0t | Writing: %0d", $time, data_in);
38         end
39         wr_en = 0;
40
41         $display("Reading Data from FIFO...");           // Read data from the FIFO
42         repeat (5) begin
43             @(posedge clk);
44             rd_en = 1; wr_en = 0;
45             $display("Time: %0t | Reading: %0d", $time, data_out);
46         end
47         rd_en = 0;
48         #10 $finish;
49     end
50 endmodule
```




```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/19/2024 08:28:08 AM
5  // Module Name: sync_fifo
6  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
7
8  module sync_fifo #(
9      parameter DATA_WIDTH = 8,
10     parameter DEPTH = 16
11 ) (
12     input wire clk, rd_en, wr_en, reset,
13     input wire [DATA_WIDTH-1:0] data_in,
14     output reg [DATA_WIDTH-1:0] data_out,
15     output reg full, empty
16 );
17
18     // Declare FIFO memory
19     reg [DATA_WIDTH-1:0] fifo_mem [0:DEPTH-1];
20
21     reg [$clog2(DEPTH):0] wr_ptr;
22     reg [$clog2(DEPTH):0] rd_ptr;
23     reg [$clog2(DEPTH):0] count;
24
25     always @(posedge clk) begin
26         if (reset) begin
27             wr_ptr <= 0;
28             rd_ptr <= 0;
29             count <= 0;
30             full <= 0;
31             empty <= 1;
32         end
33         else begin
34             if (wr_en && !full) begin
35                 fifo_mem[wr_ptr] <= data_in;
36                 wr_ptr <= wr_ptr + 1;
37                 count <= count + 1;
38             end
39             if (rd_en && !empty) begin
40                 data_out <= fifo_mem[rd_ptr];
41                 rd_ptr <= rd_ptr + 1;
42                 count <= count - 1;
43             end
44
45             full <= (count == DEPTH);
46             empty <= (count == 0);
47         end
48     end
49 endmodule
50
```

SIMULATION - Behavioral Simulation - Functional - sim_1 - sync_fifo_tb

Untitled 3*



Name	Value
clk	1
reset	0
wr_en	0
rd_en	1
data_in[7:0]	13
data_out[7:0]	99
full	0
empty	0



Tcl Console x Messages Log



```
# run 1000ns
Writing Data into FIFO...
Time: 15000 | Writing: 36
Time: 25000 | Writing: 129
Time: 35000 | Writing: 9
Time: 45000 | Writing: 99
Time: 55000 | Writing: 13
Reading Data from FIFO...
Time: 65000 | Reading: x
Time: 75000 | Reading: 36
Time: 85000 | Reading: 129
Time: 95000 | Reading: 9
Time: 105000 | Reading: 99
$finish called at time : 115 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_089/project_1/proj_1/sim_1/sync_fifo_tb_behav" loaded.
INFO: [USE-XSim-96] XSim completed. Design snapshot 'sync_fifo_tb_behav' loaded.
```

Type a Tcl command here

