

Tcl Console | Messages | Log

```
Time=1290, Duty_Cycle=        25, PWM_Out=0
Time=2058, Duty_Cycle=        25, PWM_Out=1
Time=2314, Duty_Cycle=        25, PWM_Out=0
Time=3010, Duty_Cycle=        50, PWM_Out=0
Time=3082, Duty_Cycle=        50, PWM_Out=1
Time=3594, Duty_Cycle=        50, PWM_Out=0
Time=4106, Duty_Cycle=        50, PWM_Out=1
Time=4618, Duty_Cycle=        50, PWM_Out=0
Time=5130, Duty_Cycle=        50, PWM_Out=1
Time=5642, Duty_Cycle=        50, PWM_Out=0
Time=6010, Duty_Cycle=        75, PWM_Out=0
Time=6154, Duty_Cycle=        75, PWM_Out=1
Time=6922, Duty_Cycle=        75, PWM_Out=0
Time=7178, Duty_Cycle=        75, PWM_Out=1
Time=7946, Duty_Cycle=        75, PWM_Out=0
Time=8202, Duty_Cycle=        75, PWM_Out=1
Time=8970, Duty_Cycle=        75, PWM_Out=0
Time=9010, Duty_Cycle=        99, PWM_Out=1
Time=9222, Duty_Cycle=        99, PWM_Out=0
Time=9226, Duty_Cycle=        99, PWM_Out=1
Time=10246, Duty_Cycle=       99, PWM_Out=0
Time=10250, Duty_Cycle=       99, PWM_Out=1
Time=11270, Duty_Cycle=       99, PWM_Out=0
Time=11274, Duty_Cycle=       99, PWM_Out=1
```

Type a Tcl command here

natic

11 Cells 11 I/O Ports 29 Nets



duty_cycle[7:0]


pwm_out_reg
CLR
C
Q
D
pwm_out
pwm_out0_i
I0[7:0]
I1[7:0]
<
O
RTL_REG_ASYNC
RTL_LT

pwm_generator.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_093/project_1/project_1.srcs/sources_1/new/pwm_generator.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/23/2024 06:52:33 AM
5  // Module Name: pwm_generator
6  //////////////////////////////////////////////////////////////////////////////////
7
8  module pwm_generator (
9      input clk,                // System clock
10     input rst_n,              // Active low reset
11     input [7:0] duty_cycle,   // Duty cycle (0 to 255 for 8-bit resolution)
12     output reg pwm_out        // PWM output signal
13 );
14
15     reg [7:0] counter;        // 8-bit counter for PWM
16
17     always @(posedge clk or negedge rst_n) begin
18         if (!rst_n)
19             counter <= 8'd0;
20         else
21             counter <= counter + 1;
22     end
23
24     // PWM generation
25     always @(posedge clk or negedge rst_n) begin
26         if (!rst_n)
27             pwm_out <= 1'b0;
28         else
29             pwm_out <= (counter < duty_cycle) ? 1'b1 : 1'b0;
30     end
31
32 endmodule
33
```

pwm_generator_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_093/project_1/project_1.srcs/sim_1/new/pwm_generator_tb.v

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 12/23/2024 06:53:36 AM
5  // Module Name: pwm_generator_tb
6  //////////////////////////////////////////////////////////////////////////////////
7
8  module pwm_generator_tb;
9
10     reg clk;
11     reg rst_n;
12     reg [7:0] duty_cycle;
13     wire pwm_out;
14
15     pwm_generator uut (
16         .clk(clk),
17         .rst_n(rst_n),
18         .duty_cycle(duty_cycle),
19         .pwm_out(pwm_out)
20     );
21
22     initial clk = 0;
23     always #2 clk = ~clk;
24
25     initial begin
26
27         $monitor("Time=%0d, Duty_Cycle=%d, PWM_Out=%b",
28          $time, (duty_cycle*100)/256, pwm_out);
29
30         rst_n = 0; duty_cycle = 8'd0;
31         #10 rst_n = 1;
32
33         duty_cycle = 8'd64; // 25% of 256
34         #3000;
35
36         duty_cycle = 8'd128; // 50% of 256
37         #3000;
38
39         duty_cycle = 8'd192; // 75% of 256
40         #3000;
41
42         duty_cycle = 8'd255; // 100% of 256
43         #3000;
44
45         $finish;
46     end
47 endmodule
48
```