.....

dual_port_ram.v - 100daysof

Terminal Help

```
        ≡ dual_port_ram.v ×        ≡ tb_dual_port_ram.v

day_087 > project_1 > project_1.srcs > sources_1 > new > \equiv dual_port_ram.v
         timescale lns / lps
       module dual_port_ram #(
            parameter DATA_WIDTH = 8,
parameter ADDR_WIDTH = 4
             input clk,
             input we_a,
            input we_b,
            input [ADDR_WIDTH-1:0] addr_a,
            input [ADDR_WIDTH-1:0] addr_b,
            input [DATA WIDTH-1:0] data a,
            input [DATA_WIDTH-1:0] data_b,
            output reg [DATA_WIDTH-1:0] q_a, output reg [DATA_WIDTH-1:0] q_b
            reg [DATA WIDTH-1:0] ram [2**ADDR WIDTH-1:0];
            always @(posedge clk) begin
                 if (we_a)
                     ram[addr a] <= data a;
                     q_a \leftarrow ram[addr_a];
            end
                 if (we b)
                      ram[addr b] <= data b;</pre>
                     q b <= ram[addr b];</pre>
             end
        endmodule
```

.....

tb_dual_port_ram.v - 100dayso

Terminal Help

```
≡ dual_port_ram.v
                          ≣ tb_dual_port_ram.v ×
day_087 > project_1 > project_1.srcs > sim_1 > new > \exists tb_dual_port_ram.v
        timescale lns / lps
       module tb_dual_port_ram;
           parameter DATA_WIDTH = 8;
parameter ADDR_WIDTH = 4;
           reg clk;
           reg we_a, we_b;
           reg [ADDR_WIDTH-1:0] addr_a, addr_b;
           reg [DATA_WIDTH-1:0] data_a, data_b;
           wire [DATA WIDTH-1:0] q a, q b;
           dual port ram #(DATA WIDTH, ADDR WIDTH) DUT (
                .clk(clk),
                                 .we_b(we_b),
                .we a(we a),
                .addr a(addr a), .addr b(addr b),
                .data_a(data_a), .data_b(data_b),
                .q_a(q_a),
                                 .q_b(q_b)
           initial clk = 0;
           always #5 clk = ~clk;
           initial begin
               we_a = 0; we_b = 0;
               addr_a = 0; addr_b = 0;
               data a = 0; data b = 0;
               #10 we a = 1; addr a = 4'b0010; data a = 8'hAA;
               #10 we a = 0;
                #10 we b = 1; addr b = 4'b0011; data b = 8'hBB;
               #10 we b = 0;
               #10 addr_a = 4'b0010;
                #10 addr b = 4'b0011;
                #10 \text{ we a} = 1; \text{ we b} = 1;
                    addr_a = 4'b0001; data_a = 8'hCC;
                    addr b = 4'b0100; data b = 8'hDD;
                #10 \text{ we_a} = 0; \text{ we_b} = 0;
                #10 addr_a = 4'b0001;
                    addr b = 4'b0100;
                #20 $stop;
           end
       endmodule
```

