

T conversion.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_054/project_1/project_1.srcs/sources_1/new/T_conversion.v

```
`timescale 1ns / 1ps
3 ¦
   // Engineer: Anjan Prasad
   // Create Date: 11/14/2024 04:07:54 AM
4
5
   // Module Name: T conversion
7
8
   module T conversion (
9
      input S, R, J, K, D, clk, reset,
10
      output q sr, q jk, q d
11
   );
12
      // Instantiate SR, JK, and D flip-flops using T flip-flop
13
      SR_flipflop sr_ff (.S(S), .R(R), .clk(clk), .reset(reset), .Q(q_sr));
      JK flipflop jk ff (.J(J), .K(K), .clk(clk), .reset(reset), .Q(q jk));
14
15
      D flipflop d ff (.D(D), .clk(clk), .reset(reset), .Q(q d));
16
   endmodule
17
18
```

T_conversion_tb.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_054/project_1/project_1.srcs/sim_1/new/T_conversion_tb.v

```
// Engineer: Anjan Prasad
  // Create Date: 11/14/2024 04:18:18 AM
   // Module Name: T conversion tb
7
9
       reg S, R, J, K, D, clk, reset;
10
       wire q sr, q jk, q d;
11
12
       T conversion uut (.S(S), .R(R), .J(J), .K(K), .D(D), .clk(clk), .reset(reset), .q_sr(q_sr), .q_jk(q_jk), .q_d(q_d));
13 🖨
       initial begin
14
           clk = 0;
15
           forever #5 clk = ~clk;
16 🛆
       end
17 🖨
       initial begin
18
           reset = 1;
19
           #10 reset = 0; // Release reset after 10 ns
20 🛆
       end
21 🖨
       initial begin
22
           S = 0; R = 0;
23
           #20 S = 1; R = 0; // Set condition
24
           #20 S = 0; R = 1; // Reset condition
25
           #20 S = 1; R = 1; // Invalid condition
26
           #20 S = 0; R = 0; // Hold condition
27 🛆
       end
28 🖨
       initial begin
29
           J = 0; K = 0;
30
           #20 J = 1; K = 0; // Set condition
31
           #20 J = 0; K = 1; // Reset condition
32
           #20 J = 1; K = 1; // Toggle condition
33
           #20 J = 0; K = 0; // Hold condition
34 🖒
       end
35
36 🖨
       initial begin
37
           D = 0;
38
           #20 D = 1;
                           // Set D to 1
39
           #20 D = 0:
                           // Set D to 0
40
           #20 D = 1;
                           // Set D to 1 again
41 🖒
       end
42 🖨
       initial begin
43
           monitor("Time = %0d | S = %b, R = %b, q sr = %b | J = %b, K = %b, q jk = %b | D = %b, q d = %b",
44
                   $time, S, R, q_sr, J, K, q_jk, D, q_d);
45 🛆
       end
46 🖨
       initial begin
47
           #100 $stop;
48
       end
49 🖒 endmodule
50
51
    <
```

SR flipflop.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day 054/project 1/project 1.srcs/sources 1/new/SR flipflop.v **■ ★ * X ■ ■ X // ■ 0** `timescale 1ns / 1ps // Engineer: Anjan Prasad 3 : // Create Date: 11/14/2024 04:09:24 AM 4 5 // Module Name: SR flipflop 7 8 module SR flipflop (9 input S, R, clk, reset, 10 output Q 11); 12 wire ⊺; 13 assign $T = S ^ R$; // T is high when S and R are different 14 T flipflop tff (.T(T), .clk(clk), .reset(reset), .Q(Q)); 15 endmodule 16 17 JK flipflop.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day 054/project 1/project 1.srcs/sources 1/new/JK flipflop.v `timescale 1ns / 1ps // Engineer: Anjan Prasad // Create Date: 11/14/2024 04:09:24 AM // Module Name: JK flipflop 7 8 module JK flipflop (9 input J, K, clk, reset, 10 output Q 11); 12 wire ⊺; 13 assign $T = J ^ (Q \& \sim K); // T$ depends on JK inputs and current Q 14 T flipflop tff (.T(T), .clk(clk), .reset(reset), .Q(Q)); 15 endmodule 16 17


```
// Create Date: 11/14/2024 04:09:24 AM
4
5
   // Module Name: T flipflop
7
8
   module T flipflop (
9
       input T, clk, reset,
10
       output req Q
11
   );
12
       always @(posedge clk or posedge reset) begin
13
          if (reset)
14
             Q <= 1'b0;
15
          else if (T)
16
             0 <= ~0:
17
       end
18
   endmodule
19
```

D flipflop.v

12

13

14

15

16 17 wire ⊺:

endmodule

 $/home/itzzinfinity/Cozy\ Drive/100 days of RTL/day_054/project_1/project_1.srcs/sources_1/new/D_flipflop.value. The project_1 are also between the projec$

★ | → | ¾ | ■ | ■ | X | // | ■ | ♀

assign $T = D ^ Q$; // T flips only when D is different from current Q

T flipflop tff (.T(T), .clk(clk), .reset(reset), .Q(Q));