





```
SISO JK.v
         x jk ff.v
                  x SISO JK tb.v x Untitled 1
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 059/project 1/project 1.srcs/sources 1/new/SISO JK.v
               `timescale 1ns / 1ps
 // Engineer: Anjan Prasad
 3 ¦
  // Create Date: 11/19/2024 07:33:05 AM
 4
   // Module Name: SISO JK
   7
 8
9
    module SISO JK(
10
       input serial in, clk, reset,
11
       output serial out
12
    );
13
       wire Q1, Q2, Q3;
14
15
       // Instantiate JK flip-flops in series
16
       jk ff FF1(.j(serial in), .k(serial in), .clk(clk), .reset(reset), .Q(Q1));
17
       jk ff FF2(.j(Q1), .k(Q1), .clk(clk), .reset(reset), .Q(Q2));
       jk ff FF3(.j(Q2), .k(Q2), .clk(clk), .reset(reset), .Q(Q3));
18
19
       jk ff FF4(.j(Q3), .k(Q3), .clk(clk), .reset(reset), .Q(serial out));
20
21
    endmodule
22
```

```
SISO JK.v
         x jk ff.v
                 x SISO JK tb.v
                              x Untitled 1
                                          ×
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 047/src/jk ff.v
                  Q
 1 📥
 2 🗇
       3 Ĭ
       '// Engineer: Anjan Prasad
 4
       // Create Date: 11/07/2024 07:43:15 AM
 5 ¦
       // Module Name: jk ff
 6 占
       7
 8
 9
       module jk ff(
10
          input j,k,clk,reset,
11
          output req Q
12
          );
13
    0
          always@(posedge clk)
14
               begin
15
    0
                if({reset})
    0
16
                0 \le 1'b0;
17
                else
18
                   begin
19
                   case({j,k})
    00
20
                   2'b00:Q<=Q;
21
                   2'b01:Q<=1'b0;
22
                   2'b10:Q<=1'b1;
23
                   2'b11:Q<=~Q;
24
                   endcase
25
                   end
26
              end
27
       endmodule
28
29
30
31
32
```

```
SISO JK.v
          x jk ff.v
                   x SISO JK tb.v
                                  x Untitled 1
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_059/project_1/project_1.srcs/sim_1/new/SISO_JK_tb.v
                    Q
 1 🖨
        timescale 1ns / 1ps
 2 🖨
        3 ¦
        '// Engineer: Anjan Prasad
 4
        // Create Date: 11/19/2024 07:36:50 AM
 5 ¦
        1// Module Name: SISO JK tb
 6 占
        7
 8
 9
        module SISO JK tb;
           reg serial in, clk, reset;
10
11
           wire serial out;
12
13
14
           SISO JK DUT(.serial in(serial in), .clk(clk), .reset(reset), .serial out(serial out));
15
16
           initial begin
17
              clk = 0;
18
               forever #5 clk = ~clk;
     0
19
           end
20
21
           initial begin
22
23
               reset = 1;
24
               serial in = 0;
25
              #10 reset = 0:
     0
26
27
              // Shift in a sequence of bits (e.g., 1011)
28
              #10 serial in = 1;
29
              #10 serial in = 0;
30
              #10 serial in = 1;
     0
31
              #10 serial in = 1;
     0
32
33
34
              #40;
35
               $stop;
36
     \circ
           end
37
     O⇒endmodule
38
39
```