





sine_wave_generator.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_099/project_1/project_1.srcs/sources_1/new/sine_wave_generator.v

```
Q.
                         1
        timescale 1ns / 1ps
2 🖨
        3 ¦
        // Engineer: Anjan Prasad
4
        // Create Date: 12/29/2024 09:25:52 AM
5 ¦
        '// Module Name: sine wave generator
6 🖒
        7 :
8 🖨
        module sine wave generator #(
9
           parameter PHASE WIDTH = 10,
10
           parameter DATA WIDTH = 8
        (
11
12
           input wire clk,
13
           input wire reset,
14
           input wire [PHASE WIDTH-1:0] freq control,
15
           output reg [DATA WIDTH-1:0] sine out
        );
16
17
18
           reg [PHASE WIDTH-1:0] phase acc;
19
20
           // Sine LUT
21
           req [DATA WIDTH-1:0] sine lut [0:(1<<PHASE WIDTH)-1];</pre>
22
           integer i;
23
           // Initialize LUT with precomputed sine values
24 🖨
           initial begin
25
26 🖨
               for (i = 0; i < (1 < PHASE WIDTH); i = i + 1) begin
27
                  sine lut[i] = \frac{(2**(DATA WIDTH-1)-1)}{}
28
                             (1 + $sin(2 * 3.14159265359 * i / (1<<PHASE_WIDTH))));
29 🖒
               end
30 🛆
           end
31
32
33 🖨
           always @(posedge clk or posedge reset) begin
34 🖨
               if (reset) begin
35
                  phase acc <= 0;
36 🖨
               end else begin
37
                  phase acc <= phase acc + freq control; // Increment phase by frequency con
38 🖒
               end
39 🛆
           end
40
41 🖨
           always @(posedge clk) begin
     \circ
42
               sine out <= sine lut[phase acc[PHASE WIDTH-1:0]];
43 🖒
           end
44
45 🛆
        endmodule
46
47
     0
     0
```

```
sine wave generator tb.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_099/project_1/project_1.srcs/sim_1/new/sine_wave_generator_ti
                         ■ × //
Q
 1
        `timescale 1ns / 1ps
        2 🖨
 3 :
        √/ Engineer: Anjan Prasad
 4
        // Create Date: 12/29/2024 09:27:51 AM
5 ¦
        '// Module Name: sine wave generator tb
6 🖒
        7 :
 8 🖨
        module sine_wave_generator_tb;
 9
10
            parameter PHASE WIDTH = 10;
11
            parameter DATA WIDTH = 8;
12
13
            req clk;
14
            reg reset;
15
            reg [PHASE_WIDTH-1:0] freq_control;
16
            wire [DATA WIDTH-1:0] sine out;
17
18
19
            sine_wave_generator #(.PHASE_WIDTH(PHASE_WIDTH), .DATA_WIDTH(DATA_WIDTH)) DUT (
20
                .clk(clk),
21
                .reset(reset),
22
                .freq_control(freq_control),
23
                .sine out(sine out)
24
            );
25
26
            always \#5 clk = \simclk;
27
28 🖨
            initial begin
29
30
               clk = 0;
31
               reset = 1;
32
               freq control = 0;
33
34
               #10 \text{ reset} = 0;
35
36
               #10 freq control = 10;
37
38
               #1000 $stop;
39 🛆
            end
40
41 🖨
     0
            initial begin
42
               $monitor("Time=%0t | freq_control=%d | sine_out=%d",
43
                $time, freq control, sine out);
44 🖒
            end
45
46 🛆
        endmodule
47
48
```