



```
Project Summary x parallel add sub tb.v x parallel adder subtractor 16b.v x parallel adder 4b.v
                                                                                      x full a
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 009/project 1/project 1.srcs/sources 1/new/parallel adder subtractor 16b.v
    `timescale 1ns / 1ps
 3 : // Engineer: Anjan Prasad
 4 // Create Date: 09/30/2024 09:14:36 PM
 5 / // Module Name: parallel adder subtractor 16b
 7 ¦
 8
 9 🖨
    module parallel adder subtractor 16b(
                        // 0 for addition, 1 for subtraction
// 16-bit inputs
       input selAddSub,
10
       input [15:0] x, y,
11
       output [15:0] s,
                           // 16-bit sum/difference
12
13
                                 // Carry-out/borrow-out from the most significant bit
       output cout
14
    );
15
16
       wire [2:0] c;
                                 // Carry/borrow between the 4-bit adders
17
18
       // Instantiate the 4-bit adders/subtractors
19
       parallel adder 4b U0 (
           .selAddSub(selAddSub), .x(x[3:0]), .y(y[3:0]), .s(s[3:0]), .cout(c[0])
20
21
       );
22
23
       parallel adder 4b U1 (
24
           .selAddSub(selAddSub), .x(x[7:4]), .y(y[7:4]), .s(s[7:4]), .cout(c[1])
25
       );
26
27
       parallel adder 4b U2 (
28
           .selAddSub(selAddSub), .x(x[11:8]),.y(y[11:8]), .s(s[11:8]), .cout(c[2])
29
       );
30
31
       parallel adder 4b U3 (
           .selAddSub(selAddSub), .x(x[15:12]), .y(y[15:12]), .s(s[15:12]), .cout(cout)
32
33
       );
34
    endmodule
```

26

```
Project Summary
                x parallel add sub tb.v x parallel adder subtractor 16b.v
                                                                   x parallel adder 4b.v
                                                                                       x full ac
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 009/project 1/project 1.srcs/sim 1/new/parallel add sub tb.v
                    `timescale 1ns / 1ps
 // Engineer: Anjan Prasad
   // Create Date: 09/30/2024 09:14:36 PM
 4
    // Module Name: parallel adder subtractor 16b
 7
 8 🖨
    module parallel add sub tb;
 9
       reg [15:0] x, y;
10
       req selAddSub;
       wire [15:0] s:
11
       wire cout:
12
13
       parallel adder subtractor 16b dut (
           .x(x),
14
15
           .y(y),
16
           .selAddSub(selAddSub),
17
           .s(s),
           .cout(cout)
18
19
        );
20 🖨
       initial begin
21
22
           $display("x
                            selAddSub | s
                                           cout"):
                      У
23
           $monitor("%d %d %b | %d %b", x, y, selAddSub, s, cout);
24
25
           // Generate random values for addition (selAddSub = 0) and subtraction (selAddSub = 1)
26 🖨
           repeat (10) begin
27
              selAddSub = 1'b0; // Test addition
              x = $random ;
28
29
              v = $random ;
30
              #10;
31
              selAddSub = 1'b1; // Test subtraction
32
              x = $random ;
33
              v = $random ;
34
              #10:
35 🛆
           end
36
           $finish;
37 🛆
        end
38
39 🖒 endmodule
```

```
Project Summary x parallel add sub tb.v
                                     x parallel adder subtractor 16b.v
                                                                     x parallel adder 4
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 009/project 1/project 1.srcs/sources 1/new/parallel adder 4b.v
    `timescale 1ns / 1ps
    // Engineer: Anian Prasad
    // Create Date: 09/30/2024 09:14:36 PM
    // Module Name: parallel adder subtractor 16b
    module parallel adder 4b(
10
11
      input selAddSub,
12
      input [3:0] x,y,
13
      output [3:0] s,
14
     output cout);
15
      wire [2:0] c:
16
     full adder FAO(.a(x[0]),.b(y[0]^selAddSub),.cin(selAddSub),.sum(s[0]),.cout(c[0]));
     full adder FA1(.a(x[1]),.b(y[1]^selAddSub),.cin(c[0]),.sum(s[1]),.cout(c[1]));
     full adder FA2(.a(x[2]),.b(y[2]^selAddSub),.cin(c[1]),.sum(s[2]),.cout(c[2]));
18
19
     full adder FA3(.a(x[3]),.b(y[3]^selAddSub),.cin(c[2]),.sum(s[3]),.cout(cout));
20 🛆
     endmodule
                                        input
```

Me	ssages	Log	Reports	Design Runs	Tcl Console	×
Q	*	♦ II		â		
	54793 31501 33893 58113 61814 22509 59897 33989 63461 54802 27122 31464 18780 22573 25187 8832 17834 16022 14349 \$finis	sel A 24193 0 22115 1 39309 0 21010 1 52493 0 52541 1 63372 0 9414 1 53930 0 29303 1 56207 0 38606 1 20165 0 10429 1 9829 0 34570 1 8480 0 52381 1 47123 0 54867 1 h called	59049 0 25274 0 at time	: 200 ns : File	"/home/itzzir	nfinity/Cozy Drive/100daysofRTL/day_009/project_1/project_ 'narallal_add_cub_th_bobay'_loadad