





```
Bin to Grey.v
              x tb Bin to Grey.v x Untitled 1
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 042/project 1/project 1.srcs/sim 1/new/tb Bin to Grey.v
         ★ | → | ¾ | ■ | ■ | X | // | ■ | ♀ |
 1 📥
        timescale 1ns / 1ps
 2 🖨
        3 1
        1// Engineer: Anjan Prasad
 4
        // Create Date: 11/02/2024 04:34:02 AM
 5
        // Module Name: tb Bin to Grey
        6 🖒
 7
 8
        module tb Bin to Grey;
            reg [3:0] bin;
 9
            wire [3:0] grey;
10
            Bin to Grey uut (.b(bin),.g(grey));
11
12
            initial begin
13
                $monitor("Binary = %b, Grey = %b", bin, grey);
14
                bin = 4'b0000; #10;
15
                bin = 4'b0001; #10;
                bin = 4'b0010; #10;
16
17
                bin = 4'b0011; #10;
18
                bin = 4'b0100; #10;
     0
19
                bin = 4'b0101; #10;
     \circ
                bin = 4'b0110; #10;
20
21
     \circ
                bin = 4'b0111; #10;
22
                bin = 4'b1000; #10;
     \circ
23
     \circ
                bin = 4'b1001; #10;
24
     0
                bin = 4'b1010: #10:
25
     \circ
                bin = 4'b1011; #10;
26
     \circ
                bin = 4'b1100; #10;
27
     0
                bin = 4'b1101: #10:
28
     0
                bin = 4'b1110; #10;
29
     0
                bin = 4'b11111: #10:
30
     \circ
31
     \circ
                $finish;
32
     \circ
            end
33
     \circ
        endmodule
34
     \circ
35
     \circ
     \bigcirc
Tcl Console
          Messages
                    Log
```