




8 Cells

9 I/O Ports

15 Nets





/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_026/project\_1/project\_1.srscs/sources\_1/new/mux\_to\_gates.v



```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Engineer: Anjan Prasad
4 // Create Date: 10/13/2024 06:16:57 AM
5 // Module Name: mux_to_gates
6 ///////////////////////////////////////////////////////////////////
7
8
9 module mux_to_gates(
10 input a,b,
11 output m_and,m_or,m_nand,m_nor,m_xor,m_xnor,m_not);
12
13 mux_2_to_1 m1 (1'b1, 1'b0, b, m_not);
14 mux_2_to_1 m2 (1'b0, b, a, m_and);
15 mux_2_to_1 m3 (b, 1'b1, a, m_or);
16 mux_2_to_1 m4 (m_not, 1'b0, a, m_nand);
17 mux_2_to_1 m5 (1'b1, m_not, a, m_nor);
18 mux_2_to_1 m6 (m_not, b, a, m_xor);
19 mux_2_to_1 m7 (b, m_not, a, m_xnor);
20
21
22 endmodule
23
```

mux\_2\_to\_1.v

mux\_to\_gates.v

mux\_gate\_tb.v

Untitled 6

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_026/project\_1/project\_1.srscs/sources\_1/new/mux\_2\_to\_1.v



1 module mux\_2\_to\_1(  
2

3 input a,b,  
4

5 input sel,  
6

7 output y);  
8

9 assign y = (sel)?b:a;  
10

11 endmodule  
12

13

/home/itzzinfinity/Cozy Drive/100daysofRTL/day\_026/project\_1/project\_1.srscs/sim\_1/new/mux\_gate\_tb.v



```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Engineer: Anjan Prasad
4  // Create Date: 10/13/2024 06:06:15 AM
5  // Module Name: mux_gate_tb
6  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
7
8
9  module mux_gate_tb;
10
11      reg a,b;
12      wire out_and, out_or, out_nand, out_nor, out_xor, out_xnor,out_not;
13      mux_to_gates DUT (a,b, out_and, out_or, out_nand, out_nor, out_xor, out_xnor,out_not);
14      initial begin
15          a = 1'b0; b = 1'b0;
16          #10;
17          a = 1'b0; b = 1'b1;
18          #10;
19          a = 1'b1; b = 1'b0;
20          #10;
21          a = 1'b1; b = 1'b1;
22          #10;
23          $finish;
24      end
25  endmodule
26
```