



```
UniversalShiftRegister.v x Mux4to1.v x D FF.v x UniversalShiftRegister tb.v x Untitled 3*
                                                                                                                                                      ? 🗗 🖸
                                                                                                                                                         ×
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 061/project 1/project 1.srcs/sources 1/new/UniversalShiftRegister.v
         ★ | → | ¾ | ■ | ■ | X | // | ■ | ♀
                                                                                                                                                         *
 1 🖨
         timescale 1ns / 1ps
        1// Engineer: Anjan Prasad
 4
        // Create Date: 11/21/2024 08:55:45 AM
        '// Module Name: UniversalShiftRegister
 6 <del>|</del> 7 |
         8 ¦
 9
        module UniversalShiftRegister (
10
            input wire [3:0] data in,
11
            input wire clk, reset,
12
            input wire shift in left,
13
            input wire shift in right,
14
            input wire [1:0] mode,
                                         // Mode select: 00-Hold, 01-Shift Right, 10-Shift Left, 11-Parallel Load
15
            output wire [3:0] data out
16
17
18
                                         // Outputs of the multiplexers
            wire [3:0] mux out;
19
                                         // Outputs of the D flip-flops
            wire [3:0] q;
20
21
            Mux4to1 mux0 (.in0(q[0]), .in1(shift in right), .in2(q[1]), .in3(data in[0]), .sel(mode), .out(mux out[0]));
22
            Mux4to1 mux1 (.in0(q[1]), .in1(q[0]), .in2(q[2]), .in3(data in[1]), .sel(mode), .out(mux out[1]));
23
            Mux4to1 mux2 (.in0(q[2]), .in1(q[1]), .in2(q[3]), .in3(data in[2]), .sel(mode), .out(mux out[2]));
24
              \text{Mux4to1 mux3 } (.in0(q[3]), .in1(q[2]), .in2(shift in left), .in3(data in[3]), .sel(mode), .out(mux out[3])); 
25
26
            D FF dff0 (.d(mux out[0]), .clk(clk), .reset(reset), .q(q[0]));
27
            D FF dff1 (.d(mux out[1]), .clk(clk), .reset(reset), .q(q[1]));
28
            D FF dff2 (.d(mux out[2]), .clk(clk), .reset(reset), .q(q[2]));
29
            D FF dff3 (.d(mux out[3]), .clk(clk), .reset(reset), .q(q[3]));
30
31
     0
            assign data out = q;
32
33
         endmodule
34
```

```
UniversalShiftRegister.v x Mux4to1.v x D FF.v x UniversalShiftRegister_tb.v x Untitled 3*
                                                                                                                                               ? @ 0
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_061/project_1/project_1.srcs/sim_1/new/UniversalShiftRegister_tb.v
                    *
1 🖨
2 😓
        timescale 1ns / 1ps
        1// Engineer: Anjan Prasad
        // Create Date: 11/21/2024 09:01:48 AM
        '// Module Name: UniversalShiftRegister tb
        module UniversalShiftRegister tb;
 8
 9
           reg [3:0] data in;
10
           reg clk, reset, shift in left, shift in right;
11
           req [1:0] mode;
12
           wire [3:0] data out;
13
14
           UniversalShiftRegister UUT (
15
               .data_in(data_in),.clk(clk),.reset(reset),.shift_in_left(shift_in_left),.shift_in_right(shift_in_right),.mode(mode),.data_out(data_out)
16
17
           initial begin
18
               clk = 0;
19
               forever #5 clk = ~clk; // 10 ns clock period
20
            end
21
22
           initial begin
23
               // Initialize inputs
24
               reset = 1; shift in left = 0; shift in right = 0; data in = 4'b1010; mode = 2'b00;
25
               // Reset the register
26
               #10 \text{ reset} = 0;
     \circ
27
               // Parallel load
28
               mode = 2'b11; #10;
29
               // Shift Right
30
               mode = 2'b01; shift in right = 1; #40;
31
               // Shift Left
32
     \circ
               mode = 2'b10; shift in left = 1; #40;
33
               // Hold
34
               mode = 2'b00; #20;
35
               $stop;
36
            end
37
38
        endmodule
39
```



