```
Project Summary x Schematic x gate_level.v x gate_level_tb.v x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_003/project_1/project_1.srcs/sources_1/new/gate_level.v
  // Engineer: Anjan Prasad
    // Create Date: 09/24/2024 10:42:52 PM
    // Module Name: gate level
    7 :
 ° :
9 ⊕
    module gate level(
       input il, i2, ctrl,
10
       output o and, o or, o nand, o nor, o xnor, o xor, buf 0, buf 1
12 :
   );
13 :
14
       and and 1 (o and,i1,i2);
       or or_1 (o_or,i1,i2);
15
16
       nand nand_1 (o_nand,i1,i2);
       nor nor 1 (o_nor,i1,i2);
       xnor xnor 1 (o xnor,i1,i2);
18 :
       xor xor 1 (o xor,i1,i2);
19 :
       bufif0 buf o (buf 0,i1,ctrl);
20
       bufifl buf n (buf 1,i1,crtl);
    endmodule
```

```
Project Summary \times Schematic \times gate level.v \times gate level tb.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 003/project 1/project 1.srcs/sim 1/new/gate level tb.v

    ■
    ←
    →
    X
    □
    □
    X
    //
    □

    `timescale 10ns / 10ps
    3 : // Engineer: Anjan Prasad
    // Create Date: 09/24/2024 10:42:52 PM
 5 ; // Module Name: gate level
    7
8
9
    module gate_level_tb;
        req il, i2, ctrl;
10
        wire o_and,o_or,o_nand,o_nor,o_xnor,o_xor,buf_0,buf_1;
     gate_level DUT (i1,i2,ctrl,o_and,o_or,o_nand,o_nor,o_xnor,o_xor,buf_0,buf_1);
12
13
           initial begin
14
              #10 i1 = 1'b0; i2 = 1'b0;
15
              #10 i1 = 1'b0; i2 = 1'b1;
16
     #10 i1 = 1'b1; i2 = 1'b0;
              #10 i1 = 1'b1: i2 = 1'b1:
18
           end
19
    endmodule
20
```



