



Tcl Console

Messages

Log

```
freq div by2 5.v*
                 x tb freq div by 2 5.v
                                      x Untitled 2
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 073/project 1/project 1.srcs/sources 1/new/freq div by2 5.v
                 X □ □ X // Ⅲ
Q
        timescale 1ns / 1ps
 1
 2 🖨
        3 ¦
        // Engineer: Anjan Prasad
 4
        // Create Date: 12/03/2024 12:05:02 AM
 5 ¦
        '// Module Name: freq div by2 5
 6 🖒
        7 7
 8 🖨
        module freq div by2_5 (
 9 ¦
            input clk,
10
            input reset,
11
            output reg clk out
12
        );
13
            req [1:0] counter;
14
            reg [1:0] accumulator; // Accumulator for fractional part
15
16 🖨
            always @(posedge clk or posedge reset) begin
17 🖨
                if (reset) begin
     \circ
18
                   counter <= 0;
19
                   accumulator <= 0;
20
                   clk out <= 0;
21
                end else begin
22
                   accumulator \leftarrow accumulator + 2; // Add fractional part (0.5 = 2 in 4-scale)
23 🖨
     \circ
                   if (accumulator >= 4) begin
24
                       accumulator <= accumulator - 4; // Reset accumulator after a full count
25
     \circ
                       counter <= counter + 1;  // Add extra cycle</pre>
26 🖒
                   end
27
28 🖨
                   if (counter == 1) begin
29
     \circ
                       counter <= 0;
                                          // Toggle every 2.5 cycles
     \circ
                       clk out <= ~clk out; // Toggle clk out
30
31 🖨
                   end else begin
     0
32
                       counter <= counter + 1;
33 🖒
                   end
34 🖒
                end
35 🖒
            end
36 🖒
        endmodule
37
```

```
freq div by2 5.v
                x tb freq div by 2 5.v
                                     x Untitled 2
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 073/project 1/project 1.srcs/sim 1/new/tb freq div by2 5.v
                         Q
1 📥
        timescale 1ns / 1ps
2 🖨
        3 ¦
        // Engineer: Anjan Prasad
 4
        // Create Date: 12/03/2024 12:10:26 AM
 5
        '// Module Name: tb freq div by2 5
        6
 7
8
        module tb freq div by2 5;
9
            req clk;
            reg reset;
10
11
            wire clk out;
12
13
            freq div by2 5 DUT (
               .clk(clk),
14
15
               .reset(reset),
               .clk out(clk_out)
16
17
            );
18
19
            always #10 clk = \simclk;
20
21
            initial begin
22
               clk = 0;
23
               reset = 1;
24
     \circ
               #25 \text{ reset} = 0;
25
               #500:
26
               #25 \text{ reset} = 1;
27
               #25 \text{ reset} = 0;
28
               #500;
29
               $finish;
30
            end
31
            initial begin
32
               $monitor("Time = %0t | clk = %b | reset = %b | clk out = %b",
33
     0
                       $time, clk, reset, clk out);
34
            end
35
        endmodule
     0
36
     0
```

Tcl Console Messages Log