


```
mux 2 to 1.v x mux to gates.v x mux gate tb.v x Untitled 6 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 026/project 1/project 1.srcs/sources 1/new/mux to gates.v
`timescale 1ns / 1ps
   // Engineer: Anian Prasad
   // Create Date: 10/13/2024 06:16:57 AM
   // Module Name: mux to gates
   7
   module mux to gates(
10
   input a,b,
11
   output m and,m or,m nand,m nor,m xor,m xnor,m not);
12
13
   mux 2 to 1 m1 (1'b1, 1'b0, b, m not);
14
   mux 2 to 1 m2 (1'b0, b, a, m and);
15
   mux 2 to 1 m3 (b, 1'b1, a, m or);
16
   mux 2 to 1 m4 (m not, 1'b^0, a, m nand);
   mux 2 to 1 m5 (1'b1, m not, a, m nor);
17
18
   mux 2 to 1 m6 (m not, b,
                         a, m xor);
19
   mux 2 to 1 m7 (b, m not, a, m xnor);
20
21
22
   endmodule
23
```



```
mux 2 to 1.v x mux to gates.v x mux gate tb.v x Untitled 6 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 026/project 1/project 1.srcs/sim 1/new/mux gate tb.v
    ■ ★ ★ X ■ ■ X // ■ Q
1 - 2 - 3 - 4 - 5 - 5
       timescale 1ns / 1ps
       // Engineer: Anian Prasad
       // Create Date: 10/13/2024 06:06:15 AM
       '// Module Name: mux gate tb
6 <del>|</del> 7 <del>|</del> |
       8 | 9 |
       module mux gate tb;
10
11
        req a,b;
12
          wire out and, out or, out nand, out nor, out xor, out xnor, out not;
13
           mux to gates DUT (a,b, out and, out or, out nand, out nor, out xor, out xnor,out not);
14
       initial begin
15
       a = 1'b0; b = 1'b0;
16
     O #10;
17
       a = 1'b0; b = 1'b1;
18
       #10;
19
       a = 1'b1; b = 1'b0;
20
       #10:
21
       a = 1'b1; b = 1'b1;
22
    O #10;
23
    ○⇒ $finish;
24
       end
25
       endmodule
26
```