



```
Project Summary
              x jk ff.v
                     x jk tb.v* x Schematic
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 047/project 1/project 1.srcs/sources 1/new/jk ff.v
   1
// Engineer: Anjan Prasad
3 ¦
   // Create Date: 11/07/2024 07:43:15 AM
   // Module Name: jk ff
 7
8
   module jk ff(
10
      input j,k,clk,reset,
11
      output req Q
12
      );
13 🖨
      always@(posedge clk)
14 🖨
           begin
15 🖨
            if({reset})
16
            Q <= 1'b0;
17
            else
18 🖨
               begin
19 🖨
               case({j,k})
20
               2'b00:Q<=Q;
21
               2'b01:Q<=1'b0;
22
               2'b10:Q<=1'b1;
23
               2'b11:Q<=~Q;
24 🖒
               endcase
25 白
               end
26 白
          end
27
28
   endmodule
29
30
31
32
```

```
Project Summary
               x jk ff.v
                        × jk tb.v * × Schematic
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 047/project 1/project 1.srcs/sim 1/new/jk tb.v
        ★ | → | ¾ | ■ | ■ | X | // | ■ | ♀
    `timescale 1ns / 1ps
 3
    // Engineer: Anjan Prasad
    // Create Date: 11/07/2024 07:51:48 AM
    // Module Name: jk tb
 7
 8
 9 🖨
    module jk tb;
    req clk,rst,j,k;
10
11
    wire Q;
12
13
      jk ff dut(j,k,clk,rst,Q);
14
15 🖨
      initial begin
16
      clk=0;
17
      forever #5 clk=~clk;
18 🛆
      end
19
20 🖨
      initial
21 🖨
       begin
22
        rst=1; #10;
23
24
        i = 1'b0; k = 1'b0; #10;
25
26
        rst=0; #10;
27
28
        i = 1'b0; k = 1'b1; #10;
29
30
        i = 1'b1; k = 1'b0; #10;
31
32
        j = 1'b1; k = 1'b1; #10;
33 点
       end
34 🖨
       initial begin
35
       $monitor("\t clk: %d J: %d K: %d Q: %d", clk, j, k, Q);
36
       #80 $finish;
37 占
       end
38
39 🖒 endmodule
```