


project_1 - [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_064/project_1/pro Q. Quick Access <u>W</u>indow La<u>v</u>out View <u>H</u>elp <u>R</u>un Σ % X K * C (T) 100 || ms SIMULATION - Behavioral Simulation - Functional - sim 1 - test bench Untitled 2* x test bench.v X 47.403 ns Name Value |40.000 n<mark>s</mark> 0.000 ns 20.000 ns > 😻 a[3:0] 9 4 13 5 1 6 > 🕨 b[3:0] 13 $\mathbf{1}$ 3 13 2 13 > **W** out[7:0] 13 27 10 16913 78 > < Tcl Console Messages Log × # } # } # run 1000ns 4 * 1 = 49 * 3 = 2713 * 13 = 169 5 * 2 = 10 1 * 13 = 136 * 13 = 78\$finish called at time : 60 ns : File "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_06 INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns Type a Tcl command here




vedic mul 4 4.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day 064/project 1/project 1.srcs/sources 1/new/vedic mul 4 4.v

```
Q | 🛗 | ← | → | ¾ | 🖺 | 🛍 | 🗶 | // | 🖩 | ♀
```

```
1 🖨
    `timescale 1ns / 1ps
3 ¦
   // Engineer: Anjan Prasad
4
   // Create Date: 11/24/2024 05:19:14 AM
5
   // Module Name: vedic mul 4 4
7
8
   module vedic mul 4 4(
9
       input [3:0] a,b,
10
       output [7:0] out
11
       );
12
13
       wire [3:0] w3,w2,w1,w0,w;
14
       wire [5:0] w4;
15
16
       vedic mul 2 2 m1(b[3:2],a[3:2],w3[3:0]);
17
       vedic mul 2 2 m2(b[3:2],a[1:0],w2[3:0]);
18
       vedic_mul_2_2 m3(b[1:0],a[3:2],w1[3:0]);
19
       vedic mul 2 2 m4(b[1:0],a[1:0],w0[3:0]);
20
21
       adder 6bit m5(\{w3[3:0],2'b00\},\{2'b00,w2[3:0]\},w4);
22
23
       adder 4bit m6(w1[3:0],{2'b00,w0[3:2]},w);
24
25
       adder 6bit m7(w4,\{2'b@0,w[3:0]\},out[7:2]);
26
27
       assign out[1:0]=w0[1:0];
28
29
    endmodule
30
```



```
adder 6bit.v
                                                            _ D & X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 064/project 1/project 1.srcs/sources 1/new/adder 6bit.v ×
                 `timescale 1ns / 1ps
 3 : // Engineer: Anjan Prasad
   // Create Date: 11/24/2024 05:19:14 AM
   // Module Name: adder 6bit
 7
 8
    module adder 6bit(
 9
          input [5:0] x,y,
10
          output [5:0] z
11
          );
12
       assign z=x+y;
13
    endmodule
vedic mul 2 2.v
                                                            _ D 27 X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_064/project_1/project_1.srcs/sources_1/new/vedic_mul_2_

→ X ■ T X // ■ Q

   `timescale 1ns / 1ps
3 : // Engineer: Anjan Prasad
   // Create Date: 11/24/2024 05:19:14 AM
5
   // Module Name: vedic mul 2 2
7
8
   module vedic mul 2 2(
9
      input [1:0] a,b,
10
      output [3:0] out
11
       );
12
   wire [3:0] w;
13
14
      and m1(out[0],a[0],b[0]);
15
      and m2(w[0],a[0],b[1]);
16
      and m3(w[1],a[1],b[0]);
17
      and m4(w[2],a[1],b[1]);
18
19
      half adder hal(w[0], w[1], out[1], w[3]);
20
      half adder ha2(w[3],w[2],out[2],out[3]);
21
22
   endmodule
23
```

test_bench.v

22

23 dend

#60 **\$finish**;

endmodule

/home/itzzinfinity/Cozy Drive/100daysofRTL/day 064/project 1/project 1.srcs/sim 1/new/test bench.v

```
Q
   `timescale 1ns / 1ps
3 / // Engineer: Anjan Prasad
 // Create Date: 11/24/2024 05:33:14 AM
5 // Module Name: test bench
7
8  module test bench;
9
   req [3:0] a,b;
10
   wire [7:0] out;
11
12
   vedic mul 4 4 DUT(a,b,out);
13
14 🖨 always begin
15
  a=$random;
16
   b=$random;
17
   #10:
18 🖒 end
19
20 🖨 initial begin
21
   $monitor("%d * %d = %d", a,b,out);
```