UART_baudrate_generator.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_baudrate_generator.v

```
1 :
2 🖨
        module UART BaudRate generator(
3 ¦
            Clk
4
            Rst n
5 ¦
            Tick
 6
            BaudRate
7
            );
 8 ¦
9
        input
                        Clk
10
        input
                        Rst n
11
        input [15:0]
                        BaudRate
12
        output
                        Tick
13
        reg [15:0]
                        baudRateReg
14
15
16 🖨
        always @(posedge Clk or negedge Rst_n)
17 🖨
            if (!Rst n) baudRateReg <= 16'b1;
18 🖨
            else if (Tick) baudRateReg <= 16'b1;
19 🖒
                 else baudRateReg <= baudRateReg + 1'b1;
20
        assign Tick = (baudRateReg == BaudRate);
21 🖒
        endmodule
22
     0
     0000
23
```

UART_master.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sources_1/new/UART_master.v

```
Q
1 🖒
      module UART master(
2
          Clk,
3
          Rst n,
4
          Rx,
5
          Tx,
6
          RxData,
7
       );
8
9
      10
      input
                  Clk
                  Rst n
11
      input
12
      input
                  Rx
13
      output
                  Τx
14
      output [7:0]
                  RxData
15
      16
      wire [7:0]
                  TxData
      wire
                  RxDone
17
18
      wire
                  TxDone
19
      wire
                  tick
20
      wire
                  TxEn
21
      wire
                  RxEn
22
                  NBits
      wire [3:0]
23
      wire [15:0]
                  BaudRate
24
   O assign
25
             RxEn = 1'b1;
    O assign
26
             TxEn = 1'b1:
    O assign
27
             BaudRate = 16'd325;
                             //baud rate set to 9600
28
    O assign
             NBits = 4'b1000;
29
30
31
32
33
34
      35
36
      UART_rs232_rx I_RS232RX(
37
           .Clk(Clk)
38
            .Rst_n(Rst_n)
39
           .RxEn(RxEn)
40
           .RxData(RxData)
41
           .RxDone(RxDone)
42
           .Rx(Rx)
43
           .Tick(tick)
44
           .NBits(NBits)
45
         );
46
47
48
49
50
```

UART_master.v

 $/home/itzzinfinity/Cozy\ Drive/100 days of RTL/UART_trial/UART_trial.srcs/sources_1/new/UART_master.v$

```
X □ □ X // □ Ω
Q
50
51
52
53
54
55
56
57
58
59
60
         UART rs232 tx I RS232TX(
61
             .Clk(Clk)
             .Rst_n(Rst_n)
62
63
             .TxEn(TxEn)
64
             .TxData(TxData)
65
             .TxDone(TxDone)
66
             .Tx(Tx)
67
             .Tick(tick)
68
              .NBits(NBits)
69
             );
70
         UART_BaudRate_generator I_BAUDGEN(
71
72
                .Clk(Clk)
73
                .Rst n(Rst n)
74
                .Tick(tick)
75
                .BaudRate(BaudRate)
76
             );
77
78
79
80 🖒
         endmodule
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
```

UART_rx.v


/home/itzzinfinity/Cozy Drive/100daysofRTL/UART trial/UART trial.srcs/sources 1/new/UART rx.v

```
1 📥
         module UART rs232 rx (Clk,Rst n,RxEn,RxData,RxDone,Rx,Tick,NBits); //Define my modul
 2
 3
        input Clk, Rst n, RxEn, Rx, Tick;
 4
        input [3:0]NBits;
5
        output RxDone;
 6 ¦
        output [7:0]RxData;
7
     0
 8 ¦
        parameter IDLE = 1'b0, READ = 1'b1;
9
        reg [1:0] State, Next;
10
        ireg read enable = 1'b0;
11
        reg start bit = 1'b1;
12
        req RxDone = 1'b0;
13
        reg [4:0]Bit = 5'b000000;
14
     reg [3:0] counter = 4'b0000;
15
     reg [7:0] Read data= 8'b000000000;
16
        reg [7:0] RxData;
17
     0
18
     o 'always @ (posedge Clk or negedge Rst_n)
     O begin
19
20
        if (!Rst n) State <= IDLE;
21
                State <= Next:
        else
22
23
        always @ (State or Rx or RxEn or RxDone)
24
        begin
25
            case(State)
26
           IDLE: if(!Rx & RxEn) Next = READ;
27
            else
                      Next = IDLE;
28
          READ: if(RxDone)
                             Next = IDLE;
29
            else
                      Next = READ;
30 :
          default
                        Next = IDLE;
31
            endcase
32
     \circ
        end
33
34
        always @ (State or RxDone)
35
        beain
36
            case (State)
37
          READ: begin
38
             read enable <= 1'b1;
39
                end
40
41
           IDLE: begin
42
             read enable <= 1'b0;
43
                end
44
            endcase
45
        end
46
47
        always @ (posedge Tick)
48
     0
49
          begin
50
            if (read enable)
```


/home/itzzinfinity/Cozy Drive/100daysofRTL/UART trial/UART trial.srcs/sources 1/new/UART rx.v

```
Q
51
       0
              begin
      0
52
                RxDone \leq 1'b0;
      0
53
                counter <= counter+1;
      0
54
55
56
                if ((counter == 4'b1000) & (start bit))
57
                begin
58
                  start bit <= 1'b0;
59
                  counter <= 4'b0000;
60
                end
61
62
                if ((counter == 4'b1111) & (!start_bit) & (Bit < NBits))
63
                begin
64
                  Bit <= Bit+1;
65
                  Read data \leftarrow {Rx,Read data[7:1]};
66
                  counter <= 4'b0000;
      \circ
67
                end
68
      \circ
69
                if ((counter == 4'b1111) & (Bit == NBits) & (Rx))
70
                begin
      0
 71
                  Bit \leq 4'b00000;
72
                  RxDone <= 1'b1;
73
                  counter <= 4'b0000;
74
                  start bit <= 1'b1;
75
      0
                end
 76
              end
77
 78
          end
79
80
            always @ (posedge Clk)
 81
              begin
 82
83
                if (NBits == 4'b1000)
84
                begin
85
                  RxData[7:0] \leftarrow Read data[7:0];
 86
                end
87
88
                if (NBits == 4'b0111)
 89
                begin
90
                  RxData[7:0] \le \{1'b0, Read data[7:1]\};
91
                end
92
93
      0
                if (NBits == 4'b0110)
94
                begin
95
                  RxData[7:0] \le {1'b0,1'b0,Read_data[7:2]};
      0
 96
                end
 97
              end
 98
      0
          endmodule
      \circ
99
100
```










93 Nets





Schematic (2)

<




I_RS232RX









/home/itzzinfinity/Cozy Drive/100daysofRTL/UART trial/UART trial.srcs/sim 1/new/tb.v

```
Q
1 :
        `timescale 1ns / 1ns
2 🖨
        3 ¦
        // Engineer: Anjan Prasad
4
        // Create Date: 10/20/2024 09:05:21 PM
5 ¦
        // Module Name: tb
6 🖒
        7
8 ¦
9 🖨
        module tb;
10
     O reg Clk =0
11
        reg Rst n;
12
        reg Rx ;
13
       wire Tx;
14
        wire [7:0] RxData;
15
       UART master DUT(Clk,Rst n,Rx,Tx,RxData);
16
     O always #5 Clk=~Clk;
17 🖨
       initial begin
     Rst n =0;Rx=0;
18
19
20
21
22
23
        /* trying 1st Number */
24
        #104000 Rst n =1;Rx=0;
25
        #104000 Rst n =1;Rx=0;
26
        #104000 Rst n =1;Rx=0;
27
        #104000 Rst n =1;Rx=1;
28
        #104000 Rst n =1;Rx=0;
29
        #104000 Rst n = 1; Rx = 1;
30
        #104000 Rst n =1;Rx=0;
31
        #104000 Rst n =1;Rx=1;
32
        #104000 Rst n =1;Rx=0;
33
        #104000 Rst n =1;Rx=1;
34
        #104000 Rst n = 1; Rx = 1;
35
        #104000 Rst n =1;Rx=1;
36
37
38
39
        /* trying 2nd Number */
40
        #104000 Rst n =1;Rx=0;
41
        #104000 Rst n = 1; Rx = 0;
42
        #104000 Rst_n =1;Rx=1;
43
     #104000 Rst n =1;Rx=1;
44
       #104000 Rst n =1;Rx=1;
45
     #104000 Rst n =1;Rx=0;
46
       #104000 Rst n =1;Rx=1;
47
     \circ
       #104000 Rst n = 1; Rx = 0;
48
       #104000 Rst n =1;Rx=1;
49
       #104000 Rst n =1;Rx=1;
50
        #104000 Rst n = 1; Rx = 1;
        <
```

```
/home/itzzinfinity/Cozy Drive/100daysofRTL/UART_trial/UART_trial.srcs/sim_1/new/tb.v
```

```
■ × // ■ ♀
                   X
                        Q
         #104000 Rst n =1;Rx=1;
50
51
         #104000 Rst n =1;Rx=1;
     0
52
     0
53
54
55
56
         √* trying 3rd Number */
57
         #104000 Rst n =1;Rx=0;
58
         #104000 Rst n =1;Rx=0;
59
         #104000 Rst n =1;Rx=0;
60
         #104000 Rst n =1;Rx=0;
61
         #104000 Rst n =1;Rx=0;
62
     \circ
         #104000 Rst n =1;Rx=0;
63
         #104000 Rst n =1;Rx=0;
64
     \circ
         #104000 Rst n =1;Rx=0;
65
         #104000 Rst n =1;Rx=0;
     0
66
         #104000 Rst n =1;Rx=1;
67
     \circ
         #104000 Rst n =1;Rx=1;
         #104000 Rst n =1;Rx=1;
68
69
     0
     0
70
71
         #100 $finish;
72
73
74 🖒
         end
75
         endmodule
76 🛆
     \circ
     0
77
     0
78
     0
79
80
     0
81
     0
82
     0
83
     0
84
     Õ
85
86
     0
     0
87
88
89
      \bigcirc
90
91
92
93
94
95
96
97
98
99
          <
```