



## fsm\_one\_hot.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day 084/project 1/project 1.srcs/sources 1/new/fsm one hot.v

```
Q
1
        timescale 1ns / 1ps
2 🖨
       3 :
       '// Engineer: Anjan Prasad
4
       // Create Date: 12/14/2024 11:28:23 AM
5 ¦
       // Module Name: fsm one hot
6 🖒
       7 ¦
8 🖨
        module fsm one hot (
9 :
           input clk, reset, start, done signal,
10
           output reg [3:0] state
11
        );
12
13
           parameter IDLE
                           = 4'b0001,
14
                           = 4'b0010,
                    LOAD
15
                    PROCESS = 4'b0100,
16
                           = 4'b1000;
                    DONE
17
18
           reg [3:0] next state;
19
20
           // Sequential Block for State Transition
21 🖨
           always @(posedge clk or posedge reset) begin
22 🖨
               if (reset)
23
                  state <= IDLE;
24
               else
25 🖒
                  state <= next state;
26 🛆
           end
27
     0
           // Combinational Block for Next State Logic
28 🖨
           always @(*) begin
29 🖨
               case (state)
30 🖨
     0
                  IDLE:
31 🖨
                      if (start) next state = LOAD;
32 🖒
                      else next state = IDLE;
33 i
34 🖨
                  LOAD:
35 🖒
                      next state = PROCESS;
36 i
37 🖨
     0
                  PROCESS:
38 🖨
     0
                      if (done signal) next state = DONE;
39 🖒
                      else next state = PROCESS;
40
41 🖨
     0
                  DONE:
42 🖨
                      next state = IDLE;
43
44 🖨
                  default:
     0
45 🛆
                      next state = IDLE; // Default to IDLE for safety
46 🖒
               endcase
47 🖒
           end
48 🖒
     \circ
       endmodule
49
50
```

```
tb_fsm_one_hot.v
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 084/project 1/project 1.srcs/sim 1/new/tb fsm one hot.v
                     Q
1 📥
        timescale 1ns / 1ps
 2 🗇
        3 ¦
        '// Engineer: Anjan Prasad
 4
        // Create Date: 12/14/2024 11:29:19 AM
 5 ¦
        '// Module Name: tb fsm one hot
 6 占
        7
 8
        module tb fsm one hot;
 9
10
            reg clk;
11
            reg reset;
12
            req start;
13
            reg done signal;
            wire [3:0] state;
14
15
16
            fsm one hot DUT (
17
               .clk(clk),
18
               .reset(reset),
19
               .start(start),
20
               .done signal(done signal),
21
               .state(state)
22
            );
23
24
            initial begin
25
               clk = 0;
26
               forever #5 clk = ~clk; // 10ns clock period
27
     0
            end
28
29
            initial begin
30
               reset = 1; start = 0; done signal = 0; \#15;
31
32
               reset = 0; #10;
33
34
               start = 1; #10;
35
     0
     0
36
               start = 0; #20;
37
38
               done signal = 1; \#10;
39
     0
     0
40
               done signal = 0; #20;
41
42
     \circ
               $finish;
     0
43
            end
44
45
     0
            initial begin
46
               $monitor("Time = %0t | Reset = %b | Start = %b | Done = %b | State = %b",
47
                       $time, reset, start, done signal, state);
48
     0
            end
     0
49
50
        endmodule
         <
```