





```
Project Summary x demux 32 to 1.v x tb demux 32 to 1.v x Schematic x
                                                                                          ? 🗆 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 030/project 1/project 1.srcs/sim 1/new/tb demux 32 to 1.v
   `timescale 1ns / 1ps
 // Engineer: Anjan prasd
   // Create Date: 10/21/2024 06:16:36 AM
   // Module Name: tb demux 32 to 1
   module tb demux 32 to 1;
10
     reg [4:0] sel;
11
     reg din;
12
     wire [31:0] dout;
13
14
     demux 32 to 1 uut (
15
      .sel(sel),
16
      .din(din),
17
       .dout(dout)
18
19 🖨
     initial begin
20
      din = 1:
      for (sel = 5'd0; sel <= 5'd31; sel = sel + 1) begin
22
         #10;
23 🖒
      end
24
      $stop;
25 🖒
     end
26
   endmodule
28
```