







```
clk edge detector.v
                  x clock edge tb.v x Untitled 8*
                                                X
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_070/project_1/project_1.srcs/sim_1/new/clock_edge_tb.v
                X □ □ X // Ⅲ
Q
 1
        🕆 timescale 1ns / 1ps
 2 🖨
        3 1
        '// Engineer: Anjan Prasad
 4 :
        // Create Date: 11/30/2024 05:02:55 AM
 5 ¦
        // Module Name: clock edge tb
        6 🖨
 7
 8
 9 🖨
        module clock edge tb;
10
           req siq;
           req clk;
11
12
           wire neg edge, pos edge;
13
14
           clk edge detector DUT ( .sig(sig),
15
                              .clk(clk),
16
                              .pos edge(pos edge),
17
                              .neg edge(neg edge)
18
                              );
19
           always #5 clk = ~clk;
20
21
22 🖨
     \circ
           initial begin
23
               clk <= 0;
24
               sig <= 0;
25
               #15 sig <= 1;
26
               #20 siq <= 0;
     0
27
               #15 sig <= 1;
     0
28
               #10 sig <= 0;
     \circ
29
               #20 $finish;
30
     0
           end
     0
31 🖒
        endmodule
32
     \bigcirc
         Messages
Tcl Console
                   Log
```