


```
ripple carry adder 4bit.v x RCA tb.v x Untitled 8*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 010/project 1/project 1.srcs/sources 1/new/ripple carry adder 4bit.v
3 / // Engineer: Anjan Prasad
 4 / // Create Date: 10/01/2024 08:41:17 AM
   // Module Name: ripple carry adder 4bit
  module ripple carry adder 4bit (
 9
       input [3:0] A, B,
10
      input Cin,
11
      output [3:0] Sum,
12
      output Cout
13
   );
14
      wire c1, c2, c3;
15
16
       full adder FAO (A[0], B[0], Cin, Sum[0], c1);
17
       full_adder FA1 (A[1], B[1], c1, Sum[1], c2);
       full_adder FA2 (A[2], B[2], c2, Sum[2], c3);
18
19
       full adder FA3 (A[3], B[3], c3, Sum[3], Cout);
20
    endmodule
22
```

```
ripple carry adder 4bit.v x RCA tb.v
                                x Untitled 8*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 010/project 1/project 1.srcs/sim 1/new/RCA tb.v
    Q.
 1 :
       timescale 1ns / 1ps
 2 🖨
       3 ¦
       1// Engineer: Anjan Prasad
       // Create Date: 10/01/2024 08:41:17 AM
 5
       1// Module Name: RCA tb
 6 🖒
       7 :
 8 🖨
       module RCA tb;
 9
       req [3:0] A,B;
10
       req Cin;
11
       wire [3:0] Sum;
       wire Cout;
12
13
       ripple carry adder 4bit DUT (A, B,Cin,Sum,Cout);
       initial begin
14 🖨
15
           A = 4'b00000;
16
          B = 4'b00000:
     \circ
17
          Cin = 1'b0:
18
           #5;
19
       $display("A + B (Cin)
                                  Sum
                                       Cout");
20
       $monitor("%d + %d
                       (%d)
                                  %d
                                       %d", A, B,Cin,Sum, Cout*16);
21
       repeat(10) begin
    \circ
       #10
22
23
      A = \$random \% 16;
24
    \bigcirc B = $random % 16;
25
     ○ Cin = $random;
26 🛆
       end
27
     ○⇒$finish;
28 🖒
       end
29
30 🖒
       endmodule
31
```



Type a Tcl command here

