



```
demux 2 to 1.v x demux tb.v x Untitled 3
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 028/project 1/project 1.srcs/sources 1/new/demux 2 to 1.v
    timescale 1ns / 1ps
 2 🖨
         // Engineer: Anjan Prasad
        // Create Date: 10/19/2024 05:52:38 AM
        1// Module Name: demux 2 to 1
         module demux 2 to 1(
        input [3:0] a,
        input sel,
        output [3:0] y1,y2
13 :
14 🖨
        \frac{1}{2} assign y1 = a & sel;
        \frac{1}{2} assign y2 = a & ~sel;
15 🛆
16
     \bigcirc assign {y1,y2} = sel?{4'b0,a}: {a,4'b0};
        endmodule
18
```

```
demux 2 to 1.v x demux tb.v x Untitled 3
/home/itzzinfinity/Cozy Drive/100daysofRTL/day 028/project 1/project 1.srcs/sim 1/new/demux tb.v
   timescale 1ns / 1ps
      \// Engineer: Anjan Prasad
      // Create Date: 10/19/2024 05:59:44 AM
      // Module Name: demux tb
      module demux tb;
10
      reg [3:0]a;
      reg sel;
13
      wire [3:0] y1, y2;
14
      demux 2 to 1 DUT(a,sel,y1,y2);
15
      initial begin
16
    \bigcirc a = 0; sel = 0; #10;
18
    \bigcirc a = 0; sel = 1; #10;
19 ¦
    \bigcirc 'a = 4'ha; sel = 0; #10;
20
    \bigcirc 'a = 4'hb; sel = 1; #10;
    ○⇒$finish;
21
22
      end
23 i
      endmodule
24
```