





⊕,

duty_cycle[7:0]



29 Nets

Q 🔀 🗗 🗘 + - C 11 Cells 11 I/O Ports



pwm_generator.v

32 🖒 endmodule

33

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_093/project_1/project_1.srcs/sources_1/new/pwm_generator.v

★ | → | ¾ | □ | □ | X | // | □ | ♀

```
`timescale 1ns / 1ps
3 : // Engineer: Anjan Prasad
   // Create Date: 12/23/2024 06:52:33 AM
   // Module Name: pwm generator
7
8 module pwm generator (
9
       input clk,
                           // System clock
10
                          // Active low reset
       input rst n,
       input [7:0] duty_cycle, // Duty cycle (0 to 255 for 8-bit resolution)
11
12
       output reg pwm out
                        // PWM output signal
13
   );
14
15
       req [7:0] counter;
                          // 8-bit counter for PWM
16
17 🖨
       always @(posedge clk or negedge rst n) begin
18 🖨
          if (!rst n)
19
             counter <= 8'd0;
20
          else
21 🖒
             counter <= counter + 1;
22 🖨
       end
23
24
       // PWM generation
25 🖨
       always @(posedge clk or negedge rst n) begin
26 🖨
          if (!rst n)
27
             pwm out \leq 1'b_0;
28 i
          else
29 🖒
             pwm out <= (counter < duty cycle) ? 1'b1 : 1'b0;
30 🖒
       end
31
```

<

/home/itzzinfinity/Cozy Drive/100daysofRTL/day_093/project_1/project_1.srcs/sim_1/new/pwm_generator_tb.v

```
Q
    `timescale 1ns / 1ps
3
  i // Engineer: Anjan Prasad
4
   // Create Date: 12/23/2024 06:53:36 AM
   // Module Name: pwm generator tb
7
8 \( \exists \) module pwm generator tb;
9
10
       reg clk;
11
       req rst n;
       reg [7:0] duty_cycle;
12
13
       wire pwm out;
14
15
       pwm generator uut (
16
           .clk(clk),
17
           .rst n(rst n),
18
           .duty cycle(duty cycle),
19
           .pwm_out(pwm_out)
20
       );
21
22
       initial clk = 0;
23
       always #2 clk = \simclk;
24
25 🖨
       initial begin
26
27
           $monitor("Time=%0d, Duty Cycle=%d, PWM Out=%b",
28
            $time, (duty_cycle*100)/256, pwm_out);
29
30
           rst n = 0; duty cycle = 8'd0;
31
           #10 \text{ rst n} = 1;
32
           duty cycle = 8'd64; // 25% of 256
33
34
           #3000:
35
36
           duty cycle = 8'd128; // 50% of 256
37
           #3000:
38
39
           duty cycle = 8'd192; // 75% of 256
40
           #3000;
41
42
           duty_cycle = 8'd255; // 100% of 256
43
           #3000:
44
45
           $finish;
46 🛆
       end
47 🛆
    endmodule
48
```