



single port ram.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day 086/project 1/project 1.srcs/sources 1/new/single port ram.v 1 📥 timescale 1ns / 1ps 2 0 3 √/ Engineer: Anjan Prasad 4 // Create Date: 12/16/2024 10:19:35 AM 5 ¦ '// Module Name: single port ram 6 🖒 7 8 module single port ram #(9 parameter DATA WIDTH = 8, 10 parameter ADDR_WIDTH = 4 11) (12 input clk, 13 // Write enable input we, 14 input [ADDR WIDTH-1:0] addr, 15 input [DATA WIDTH-1:0] data in, 16 output reg [DATA_WIDTH-1:0] data_out 17); 18 19 reg [DATA WIDTH-1:0] ram [2**ADDR WIDTH-1:0]; 20 21 always @(posedge clk) begin 0 22 if (we) begin 23 ram[addr] <= data in; 24 end 25 else begin 0 26 data out <= ram[addr]; 27 end 28 end 29 30 endmodule 31

tb single port ram.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day 086/project 1/project 1.srcs/sim 1/new/tb single port ram.v Q X 1 timescale 1ns / 1ps 2 🖨 3 ¦ // Engineer: Anjan Prasad 4 // Create Date: 12/16/2024 10:22:08 AM // Module Name: tb_single_port_ram 5 6 🖨 7 8 9 🖨 module tb_single_port_ram; 10 parameter DATA WIDTH = 8; 11 parameter ADDR WIDTH = 4; 12 13 reg clk,we; 14 reg [ADDR WIDTH-1:0] addr; 15 reg [DATA WIDTH-1:0] data in; wire [DATA_WIDTH-1:0] data out; 16 17 18 single port ram #(DATA WIDTH, ADDR WIDTH) 19 DUT (.clk(clk), 20 .we(we), 21 .addr(addr), 22 .data in(data in), 23 .data out(data out)); 24 25 🖨 initial begin 26 0 clk = 0;27 forever #5 clk = ~clk: 28 📥 end 29 30 🖨 initial begin 31 // Write operations 32 we = 1; addr = 16'd32; data in = 8'd12; 0 33 #5 we = 1; addr = 16'd25; data in = 8'd254;0 34 $\#5 \text{ we} = 1; \text{ addr} = 16'd12; \text{ data_in} = 8'd232;$ Õ 35 #5 we = 1; addr = 16'd10; data in = 8'd121; 0 36 #5 we = 1; addr = 16'd19; data in = 8'd13;Õ 37 #5 we = 1; addr = 16'd24; data in = 8'd1; 38 #5 we = 1; addr = 16'd34; data in = 8'd16; 39 // read operations 0 40 #10 we = 0; addr = 16'd32;0 41 #10 we = 0; addr = 16'd31;ŏ we = 0; addr = 16'd25; 42 #5 43 #5 we = 0; addr = 16'd12; ŏ 44 #5 we = 0; addr = 16'd10; 45 #5 we = 0; addr = 16'd19; 0 46 #5 we = 0; addr = 16'd24; 0 47 #5 we = 0; addr = 16'd34; 48 #10 \$finish; 49 🖒 end 50 🛆 endmodule <