


**\_** 






```
X □ □ X // Ⅲ
Q
1
       timescale 1ns / 1ps
2 🖨
       3 ¦
       '// Engineer: Anjan Prasad
4
       // Create Date: 12/05/2024 08:22:44 AM
5 ¦
       // Module Name: register file
6 🖒
       7
8 🖨
       module register_file (
9
          input clk,
10
          input we,
11
          input [3:0] read addr1,
12
          input [3:0] read addr2,
          input [3:0] write addr,
13
          input [15:0] write data,
14
15
          output [15:0] read data1,
          output [15:0] read data2
16
17
18
19
          reg [15:0] reg file [15:0]; // 16 registers, each 16 bits wide
20
21
          // Read operation (asynchronous)
          assign read data1 = reg file[read addr1];
22
23
          assign read data2 = reg file[read addr2];
24
25
          // Write operation (synchronous)
26 🖨
          always @(posedge clk) begin
27 🖨
    0
              if (we) begin
28
                 reg file[write addr] <= write_data;
29 🛆
              end
30 🖒
           end
31
32 🖒
       endmodule
33
```

Log

Messages

Tcl Console



Log

```
write data = 16'h0000;
41
42
                 // Write data to register 0
43
                 #10 we = 1; write addr = 4'b00000; write data = 16'hAAAA;
44
                 #10 we = 0; // Disable write
45
46
                 // Write data to register 1
47
                 #10 we = 1; write_addr = 4'b0001; write data = 16'h5555;
48
                 #10 \text{ we} = 0;
49
50
                 // Read data from register 0 and register 1
51
                 #10 read addr1 = 4'b0000;
52
53
                 read addr2 = 4'b0001;
54
                 // Write data to register 2
55
                 #10 we = 1; write addr = 4'b0010; write data = 16'hF0F0;
56
57
                 #10 \text{ we} = 0;
58
                 // Read data from register 0 and register 2
59 ¦
                 #10 read addr1 = 4'b0000;
60
                 read addr2 = 4'b0010;
61
62
                 // End simulation
63
     \bigcirc
                 #20 $finish;
64 🖒
             end
65
66 🖨
             initial begin
67
                 // Monitor output
68
                 $monitor("Time = %0d, we = %b, write addr = %b, write data = %h, read addr1 = %b, read data1 = %h, read addr2 = %b, read data2 = %h",
69
                          $time, we, write addr, write data, read addr1, read data1, read addr2, read data2);
70 🖒
             end
71 🖒
         endmodule
72
```

