



```
PISO tb.v
          × PISO.v
                    x Untitled 3*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_057/project_1/project_1.srcs/sources_1/new/PISO.v
                   Q
        timescale 1ns / 1ps
 1
 2 🖨
        3 ¦
        // Engineer: Anjan Prasad
 4
        // Create Date: 11/17/2024 11:12:24 AM
 5
        // Module Name: PISO
 6
        7
 8
        module PISO (input load, clk, rst,
 9
                   input [7:0] data in,
10
                   output reg data out);
11
12
         // PISO register array to load and shift data
13
         reg [7:0] data reg;
14
15 🖨
         always @ (posedge clk or negedge rst) begin
16 🖨
           if (~rst)
17
             data req <= 8'h00; // Reset PISO register array on reset
18 🖨
           else begin
19
20
             // Load the data to the PISO register array and reset the serial data out register
21 🖨
             if (load)
22
               {data reg, data out} <= {data in, 1'b0};
             // Shift the loaded data 1 bit right; into the serial data out register
23
24
             else
25 白
               {data reg, data out} \leftarrow {1'b0, data reg[7:0]};
26 🛆
           end
27 🛆
          end
28
29
        endmodule
30
31
32
33
     0
34
35
36
37
38
39
     0
```

```
PISO tb.v
          x PISO.v
                   x Untitled 3*
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_057/project_1/project_1.srcs/sim_1/new/PISO_tb.v
                  Q
 1 📥
        timescale 1ns / 1ps
 2 🗇
        3 ¦
       // Engineer: Anjan Prasad
 4
       \'// Create Date: 11/17/2024 02:04:10 AM
 5
       1// Module Name: PISO tb
 6 🖒
       7
 8
 9
       module PISO tb;
10
11
         req clk, rst, load;
12
         reg [7:0] data in;
13
14
         wire data out;
15
16
         PISO DUT (load, clk, rst, data in, data out);
17
18
         always #1 clk = ~clk;
19
20
21
         initial begin
22
           clk = 0; rst = 0; load = 0; data in = 8'h00;
23
           #3 \text{ rst} = 1;
24
           #2 load = 1; data in = 8'd15;
25
           #2 load = 0:
           #16 load = 1; data in = 8'd255;
26
27
           #2 load = 0;
28
           #16 load = 1; data in = 8'd0;
           #2 load = 0;
29
30
           #18 $stop;
31
32
         end
33
34
        endmodule
35
36
37
38
39
```