



```
D flipflop.v
         x Dff tb.v x Untitled 2 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_048/DFF/DFF.srcs/sources_1/new/D_flipflop.v
       Q
       timescale 1ns / 1ps
 2 🖨
       3 1
       1// Engineer: Anjan Prasad
 4
       // Create Date: 11/08/2024 06:44:52 AM
 5
       // Module Name: D flipflop
 6 🖒
       7 7
 8 🖨
       module D flipflop(
 9
          input clk, reset, d,
10
          output reg Q
11
          );
12
13 🖨
    \circ
          always@(posedge clk)
14 🖨
              begin
15 🖨
    \circ
                if({reset})
16
    \circ
                   Q <= 1'b0;
17
                else
18 🖒
    0
                   0 <= d:
19 🖒
                end
20
21 🖒
       endmodule
Tcl Console
        Messages
                 Log
```

```
D flipflop.v
          × Dff tb.v
                   x Untitled 2 x
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_048/DFF/DFF.srcs/sim_1/new/Dff_tb.v
       Q
 1
       timescale 1ns / 1ps
 2 🖨
       3
       1// Engineer: Anjan Prasad
 4
       // Create Date: 11/08/2024 06:45:52 AM
 5
       // Module Name: Dff tb
 6 🖒
       7
8
 9 🖨
       module Dff tb;
10
       reg clk,rst,d;
       wire Q;
11
12
13
         D flipflop DUT(clk,rst,d,Q);
14
15 🖨
         initial begin
16
    \circ
         clk=0;
17
    0
         d=0;
18
         forever #4 clk=~clk;
19 🛆
         end
20
21 🖨
         initial
22 🖨
          begin
23
    \circ
           rst=1;
24
    \circ
           #10;
25
    0
          rst=0;
26
          forever #10 d= ~d;
27 🖒
          end
28
29 🖨
          initial begin
30
    \circ
          $monitor("\t clk: %d D: %d Q: %d", clk, d, Q);
31
          #80 $finish;
32 🖒
          end
33 🖒
       endmodule
34
        Messages
                 Log
Tcl Console
```