







```
SIPO.v x D flipflop.v x SIPO tb.v x Untitled 13 x
                                                                                                                                            ? 🗗 🖸
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_056/project_1/project_1.srcs/sim_1/new/SIPO_tb.v
        *
        timescale 1ns / 1ps
 2 🖨
        1// Engineer: Anjan Prasad
        // Create Date: 11/16/2024 11:00:34 PM
        // Module Name: SIPO tb
 6 <del>|</del> | 7 <del>|</del> |
        module SIPO tb;
8 1
        reg clk, reset, Din;
 9
           wire Qa,Qb,Qc,Qd;
10
11
           SIPO DUT (
12
               .clk(clk), reset(reset),.Din(Din),.Qa(Qa),.Qb(Qb),.Qc(Qc),.Qd(Qd)
13
           );
14
           initial begin
15
               clk = 0;
16
               forever #5 clk = ~clk; // 10 ns period
17
           end
18
           initial begin
19
               reset = 1;
20
               Din = 0;
21
               #10 \text{ reset} = 0;
22
               #10 Din = 1; // Input '1' -> expect serial_out = 0 after 4 cycles
23
               #10 Din = 0;
24
               #10 Din = 1;
25
     \circ
               #10 Din = 1;
26
               #10 Din = 0;
27
               #10 Din = 1;
28
               #10 Din = 0;
29
     \circ
               #50;
30
     0
               reset = 1;
31
     0
               #10 \text{ reset} = 0;
32
     \circ
               #20 $stop;
33
     \circ
           end
34 🖒
     \circ
        endmodule
35
     0
     0
     0
     0
```