



Up Down Counter.v

/home/itzzinfinity/Cozy Drive/100daysofRTL/day 067/project 1/project 1.srcs/sources 1/new/Up Down Counter.v

```
Q
1 :
       timescale 1ns / 1ps
2 🖨
       3
       '// Engineer: Anjan Prasad
4
       // Create Date: 11/27/2024 06:20:37 AM
5
       '// Module Name: Up Down Counter
6 🖒
       7
8 ¦
9 🖨
       module Up Down Counter #(parameter N = 10,
           parameter WIDTH = 4)
10
11
12
         ( input
                 clk,
13
          input
                rstn,
14
          input
                 dir,
15
          output reg [WIDTH-1:0] out);
16
17 🖨
         always @ (posedge clk) begin
18 🖨
          if (!rstn) begin
    \circ
19
            out <= 0;
20 🖨
          end else begin
21 🖨
          case(dir)
    \circ
22 🖨
          1'b1: begin
23 🖨
            if (out == N-1)
    \circ
24
    0
              out <= 0:
25
            else
26 🛆
    0
              out \leq out + 1;
27 🖒
              end
28 页
           1'b0: begin
29 🖨
              if (out == 0)
    \circ
    0
30
              out <= 9:
31
            else
    0
32 🛆
              out <= out - 1;
33 Ā
34 奋
              end
           endcase
35
36 点
           end
37 占
          end
38 🗸
       endmodule
39
```

Up Down Counter tb.v /home/itzzinfinity/Cozy Drive/100daysofRTL/day 067/project 1/project 1.srcs/sim 1/new/Up Down Counter tb.v Q timescale 1ns / 1ps 1 2 🖨 3 ¦ '// Engineer: Anjan Prasad 4 // Create Date: 11/24/2024 06:22:12 AM 5 ¦ '// Module Name: Up Down Counter tb 6 🖒 7 8 9 🖨 module Up Down Counter tb; parameter N = 10;10 11 parameter WIDTH = 4; 12 req dir; 13 req clk; 14 req rstn; 15 wire [WIDTH-1:0] out; 16 17 Up Down Counter DUT(.clk(clk), 18 .rstn(rstn), 19 .out(out), 20 .dir(dir)); 21 22 \circ always #10 clk = \sim clk; 23 24 🖨 initial begin 25 \circ $\{clk, rstn\} \le 0;$ 26 // up count \$monitor ("T=%0t rstn=%0b out=0x%0h", \$time, rstn, out); 27 28 repeat(2) @ (posedge clk); 29 rstn <= 1; 30 dir <=1: repeat(11) @ (posedge clk); 31 32 // down time 0 33 rstn <= 0; 34 35 \$monitor ("T=%0t rstn=%0b out=0x%0h", \$time, rstn, out); 0 36 repeat(2) @ (posedge clk); 0 37 rstn <= 1: 0 38 dir <=0;39 \circ repeat(11) @ (posedge clk); \bigcirc 40 \$finish; 41 🖒 end 42 🖒 endmodule 43