





```
Project Summary
               x ring counter.v x ring counter tb.v x Schematic
/home/itzzinfinity/Cozy Drive/100daysofRTL/day_068/project_1/project_1.srcs/sim_1/new/ring_counter_tb.v
        ★ | → | X | ■ | ■ | X | // | ■ | ♀
    `timescale 1ns / 1ps
 3 / // Engineer: Anjan Prasad
  // Create Date: 11/28/2024 04:45:04 AM
    // Module Name: ring counter tb
 7
    module ring counter tb;
 9
    parameter N=8;
10
11
    req clk, reset;
    wire [N-1:0] counter;
12
13
14
    ring counter DUT(clk, reset, counter);
15
16 initial begin
17
       clk= 1'b0;
18
        forever #5 clk= ~clk;
19 🛆
        end
20
21 🖨 initial begin
22
        reset = 1;
23
       #10;
24
       reset = 0;
25 白
        end
26
27 initial begin
       $monitor("\t\t counter: %d", counter);
28
29
        #90 $finish;
30 🛆
    end
31 🛆
    endmodule
32
Tcl Console
                            Reports
                                      Design Runs
         Messages
                   Log
```