

SUMMARY

FPGA Design Engineer with hands-on experience in RTL design, FPGA prototyping, and digital system implementation. Skilled in Verilog, SystemVerilog, and hardware verification methodologies, with strong knowledge of protocols like UART, I2C, and SPI. Experienced in using industry-standard tools such as Vivado, Quartus, Gowin EDA for design, synthesis, and simulation

PROFESSIONAL TRAINING

Advanced VLSI Design and Verification, Maven Silicon Softech Private Limited

Jan, 2025 - Dec, 2026

WORK EXPERIENCE

RF Engineer, Sisir Radar Pvt. Ltd.

Dec, 2025 - Present

- Testing and integration of RF Subsystems.
- Field Testing of Drone and Space-borne Synthetic Aperture Radar (SAR) and Ground Penetrating Radar (GPR).

EDUCATION

Bachelor of Technology, ECE	Regent Education & Research Foundation, Barrackpore	6.99 CGPA	Aug, 2022 - July, 2025
Diploma, ECE	Birla Institute of Technology, Kolkata	8.3 CGPA	Aug, 2019 - July, 2022
Higher Secondary, Science	Serampore Union Institution	67.20%	May, 2017 - June, 2019
Secondary	Mahesh Sri Ramkrishna Ashram Vidyalaya (H.S.)	78.42%	Jan, 2016 - Apr, 2017

TECHNICAL SKILLS

HDL: Verilog Protocols: UART, SPI, I2C Programming Languages: C, Python FPGAs Worked on : Altera Cyclone II, Tang Nano 1k, Tang Nano 9k Operating System: Linux (Ubuntu, Debian), Windows	HVL: System Verilog Protocols: UART, SPI, I2C TB Methodology: UVM EDA Tool: Gowin EDA, QuestaSim, Xilinx - Vivado, Intel / Altera - Quartus Prime, Modelsim Scripting Languages: Python Scripting
--	--

PROJECTS

APB-Based UART VIP Verification	Nov 2025 – Ongoing
HDL: Verilog HVL: SystemVerilog	TB Methodology: UVM EDA Tools: Synopsys VCS / Siemens QuestaSIM
Router 1x3 : RTL Design and Verification	Mar 2025 – Oct 2025
HDL: Verilog HVL: SystemVerilog	TB Methodology: UVM EDA Tools: Synopsys VCS / Siemens QuestaSIM
UART-Controlled ALU with 1602 LCD Interface (FPGA + MCU)	Oct 2024 - Feb 2025
HDL: Verilog, Embedded C (MCU programming) HVL: SystemVerilog	Protocols: UART EDA Tools: ModelSim, Xilinx Vivado, Arduino IDE

ACHIEVEMENTS

Star Of the Month	Maven Silicon	May, 2025
For outstanding performance in the month May		
Completed 100 Days of RTL	On LinkedIn 	Dec, 2024
Created & Verified RTL design daily for 100 days Straight		

STRENGTHS

- Strong debugging skills across RTL, testbench, assertions, and waveform analysis.
- Ability to work independently and in cross-functional engineering teams
- Adaptable to new tools, flows, and methodologies

HOBBIES

- Actively learning finance and exploring investment concepts
- Enjoy repairing consumer electronics and understanding how devices work

Declaration

I hereby declare that all the facts given above are true and correct to the best of my knowledge.

Date:

Place:

Anjan Prasad