

Instituto Politécnico Nacional



Escuela Superior de Computo

Materia:

Introducción a los microcontroladores.

Profesor:

Sanchez Aguilar Fernando


Alumnos:

Aldavera Gallaga Iván

Lara Soto Rubén Jair

Morales Castellanos Adolfo Erik

Practica N°2



```
1. /*******************************
2. This program was created by the
3. CodeWizardAVR V2.60 Evaluation
4. Automatic Program Generator
5. © Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
http://www.hpinfotech.com
7.
8. Project :
9. Version:
10. Date : 30/01/2019
12. Company:
13. Comments:
14.
15.
16. Chip type : ATmega8535L
17. Program type
                   : Application
18. AVR Core Clock frequency: 1,000000 MHz
19. Memory model
                         : Small
20. External RAM size
                         : 0
21. Data Stack size
                          : 128
23.
24. #include <mega8535.h>
25. #include <delay.h>
27. // Declare your global variables here
29. void main(void)
30. {
31. // Declare your local variables here
32.
33. // Input/Output Ports initialization
34. // Port A initialization
35. // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
36. DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<D
   DA1) | (0<<DDA0);
37. // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
38. PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PO
   RTA2) | (0<<PORTA1) | (0<<PORTA0);
39.
40. // Port B initialization
41. // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=O
   ut
42. DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<D
   DB1) | (1<<DDB0);
43. // State: Bit7=1 Bit6=1 Bit5=1 Bit4=1 Bit3=1 Bit2=1 Bit1=1 Bit0=1
44. PORTB=(1<<PORTB7) | (1<<PORTB6) | (1<<PORTB5) | (1<<PORTB4) | (1<<PORTB3) | (1<<PO
   RTB2) | (1<<PORTB1) | (1<<PORTB0);
45.
46. // Port C initialization
47. // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
48. DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<D
   DC1) | (0<<DDC0);
49. // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
50. PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PO
   RTC2) | (0<<PORTC1) | (0<<PORTC0);
51.
52. // Port D initialization
53. // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=O
   ut
```

```
54. DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<D
   DD1) | (1<<DDD0);
55. // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
56. PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PO
   RTD2) | (0<<PORTD1) | (0<<PORTD0);
57.
58. // Timer/Counter 0 initialization
59. // Clock source: System Clock
60. // Clock value: Timer 0 Stopped
61. // Mode: Normal top=0xFF
62. // OCO output: Disconnected
63. TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) |
    (0<<CS00);
64. TCNT0=0x00;
65. OCR0=0x00;
67. // Timer/Counter 1 initialization
68. // Clock source: System Clock
69. // Clock value: Timer1 Stopped
70. // Mode: Normal top=0xFFFF
71. // OC1A output: Disconnected
72. // OC1B output: Disconnected
73. // Noise Canceler: Off
74. // Input Capture on Falling Edge
75. // Timer1 Overflow Interrupt: Off
76. // Input Capture Interrupt: Off
77. // Compare A Match Interrupt: Off
78. // Compare B Match Interrupt: Off
79. TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WG
80. TCCR1B=(0<<ICNC1) | (0<<ICS1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) |
     (0<<CS10);
81. TCNT1H=0x00;
82. TCNT1L=0x00;
83. ICR1H=0x00;
84. ICR1L=0x00;
85. OCR1AH=0x00;
86. OCR1AL=0x00;
87. OCR1BH=0x00;
88. OCR1BL=0x00;
89.
90. // Timer/Counter 2 initialization
91. // Clock source: System Clock
92. // Clock value: Timer2 Stopped
93. // Mode: Normal top=0xFF
94. // OC2 output: Disconnected
95. ASSR=0<<AS2;
96. TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) |
   (0<<CS20);
97. TCNT2=0x00;
98. OCR2=0x00;
99.
           // Timer(s)/Counter(s) Interrupt(s) initialization
100.
           TIMSK = (0 < OCIE2) \mid (0 < TOIE2) \mid (0 < TICIE1) \mid (0 < OCIE1A) \mid (0 < OCIE1B) \mid
    (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
102.
103.
           // External Interrupt(s) initialization
           // INT0: Off
104.
           // INT1: Off
105.
           // INT2: Off
106.
           MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
107.
```

```
MCUCSR=(0<<ISC2);
108.
109.
110.
          // USART initialization
111.
           // USART disabled
           UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<U
    CSZ2) \mid (0 << RXB8) \mid (0 << TXB8);
113.
          // Analog Comparator initialization
114.
115.
           // Analog Comparator: Off
           ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) |
   (0<<ACIS1) | (0<<ACIS0);
117.
           SFIOR=(0<<ACME);</pre>
118.
119.
           // ADC initialization
120.
          // ADC disabled
           ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<AD
121.
   PS2) | (0<<ADPS1) | (0<<ADPS0);
122.
           // SPI initialization
123.
124.
          // SPI disabled
           SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA)
125.
    | (0<<SPR1) | (0<<SPR0);
126.
127.
           // TWI initialization
128.
          // TWI disabled
           TWCR=(0<<TWEA) \mid (0<<TWSTA) \mid (0<<TWSTO) \mid (0<<TWEN) \mid (0<<TWIE);
129.
130.
131.
           while (1)
132.
133.
134.
            PORTB++;
135.
                 PORTD--;
136.
137.
                 delay_ms(250);
138.
139.
                 }
140.
```

