# 74HC193; 74HCT193

## Presettable synchronous 4-bit binary up/down counter

Rev. 03 — 23 May 2007

Product data sheet

### 1. General description

The 74HC193 and 74HCT193 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC193 and 74HCT193 are 4-bit synchronous binary up/down counters. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input ( $\overline{\text{PL}}$ ).

The 74HC193 and 74HCT193 each contain four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CPD input will decrease the count by one, while a similar transition on the CPU input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

The terminal count up ( $\overline{TCU}$ ) and terminal count down ( $\overline{TCD}$ ) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU will cause  $\overline{TCU}$  to go LOW.

TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock.

Likewise, the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load ( $\overline{PL}$ ) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q0 to



Q3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

#### 2. Features


- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic

### 3. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HC193D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC193DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC193N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HC193PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT193D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT193DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT193N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT193PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

### 4. Functional diagram




74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.





### 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
D0	15	data input 0
D1	1	data input 1
D2	10	data input 2
D3	9	data input 3
Q0	3	flip-flop output 0
Q1	2	flip-flop output 1
Q2	6	flip-flop output 2
Q3	7	flip-flop output 3
CPD	4	count down clock input[1]
CPU	5	count up clock input[1]
GND	8	ground (0 V)
PL	11	asynchronous parallel load input (active LOW)
TCU	12	terminal count up (carry) output (active LOW)
TCD	13	terminal count down (borrow) output (active LOW)
MR	14	asynchronous master reset input (active HIGH)
V <sub>CC</sub>	16	supply voltage

<sup>[1]</sup> LOW-to-HIGH, edge triggered.

### 6. Functional description

Table 3. Function table [1]

Operating mode	Inputs							Outp	Outputs					
	MR	PL	CPU	CPD	D0	D1	D2	D3	Q0	Q1	Q2	Q3	TCU	TCD
Reset (clear)	Н	Χ	Χ	L	Χ	Χ	Χ	Χ	L	L	L	L	Н	L
	Н	Χ	Χ	Н	Χ	Χ	Χ	Χ	L	L	L	L	Н	Н
Parallel load	L	L	Χ	L	L	L	L	L	L	L	L	L	Н	L
	L	L	Χ	Н	L	L	L	L	L	L	L	L	Н	Н
	L	L	L	Χ	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
	L	L	Н	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Count up	L	Н	$\uparrow$	Н	Χ	Χ	Χ	Χ	coun	t up			H[2]	Н
Count down	L	Н	Н	$\uparrow$	Χ	Χ	Χ	Χ	coun	t down			Н	H[3]


<sup>[1]</sup> H = HIGH voltage level

L = LOW voltage level

X = don't care

 $\uparrow$  = LOW-to-HIGH clock transition.

- [2] TCU = CPU at terminal count up (HHHH)
- [3]  $\overline{TCD} = CPD$  at terminal count down (LLLL).



- (1) Clear overrides load, data and count inputs.
- When counting up, the count down clock input (CPD) must be HIGH, when counting down the count up clock input (CPU) must be HIGH.

#### Sequence

Clear (reset outputs to zero);

load (preset) to binary thirteen;

count up to fourteen, fifteen, terminal count up, zero, one and two;

count down to one, zero, terminal count down, fifteen, fourteen and thirteen.

Fig 8. Typical clear, load and count sequence

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
l <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
lo	output current	$V_O = -0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-	-50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	DIP16 package	[2] _	750	mW
		SO16 package	[2] _	500	mW
		SSOP16 package	[2] _	500	mW
		TSSOP16 package	[2] -	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Mi	n T	ур	Max	Unit
74HC193	3						
$V_{CC}$	supply voltage		2.0	) 5	.0	6.0	V
$V_{I}$	input voltage		0	-		$V_{CC}$	V
Vo	output voltage		0	-		$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-4	0 +	25	+125	°C
t <sub>r</sub>	rise time	inputs					
		V <sub>CC</sub> = 2.0 V	-	-		1000	ns
		V <sub>CC</sub> = 4.5 V	-	6	.0	500	ns
		$V_{CC} = 6.0 \text{ V}$	-	-		400	ns
t <sub>f</sub>	fall time	inputs					
		V <sub>CC</sub> = 2.0 V	-	-		1000	ns
		V <sub>CC</sub> = 4.5 V	-	6	.0	500	ns
		V <sub>CC</sub> = 6.0 V	-	-		400	ns

74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.

<sup>[2]</sup> For DIP16 packages: above 70 °C the value of  $P_{tot}$  derates linearly at 12 mW/K. For SO16 packages: above 70 °C the value of  $P_{tot}$  derates linearly at 8 mW/K. For SSOP16 and TSSOP16 packages: above 60 °C the value of  $P_{tot}$  derates linearly at 5.5 mW/K.

 Table 5.
 Recommended operating conditions ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74HCT19	93					
$V_{CC}$	supply voltage		4.5	5.0	5.5	V
$V_{I}$	input voltage		0	-	$V_{CC}$	V
$V_{O}$	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
t <sub>r</sub>	rise time	inputs; $V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns
t <sub>f</sub>	fall time	inputs; $V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns

### 9. Static characteristics

Table 6. Static characteristics type 74HC193

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C					
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
	HIGH-level input voltage  LOW-level input voltage  HIGH-level output voltage  LOW-level output voltage  input leakage current supply current	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	-	-	-	
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	μΑ
Ci	input capacitance		-	3.5	-	pF
T <sub>amb</sub> = -40	0 °C to +85 °C					
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V

 Table 6.
 Static characteristics type 74HC193 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -20 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_{O} = -20 \mu A$ ; $V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A$ ; $V_{CC} = 6.0 \text{ V}$	5.9	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	-	0.33	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
СС	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	80	μΑ
$\Gamma_{amb} = -40$	0 °C to +125 °C					
/ <sub>IH</sub> HIGH-level input voltage		$V_{CC} = 2.0 \text{ V}$	1.5	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
		$V_{CC} = 4.5 \text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -20 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_O = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	-	-	V
		$I_O = -20 \mu A$ ; $V_{CC} = 6.0 \text{ V}$	5.9	-	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
l <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
cc	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	160	μΑ

Table 7. Static characteristics type 74HCT193

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	8.0	V
VoH	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_{O} = -20 \mu\text{A}$	4.4	4.5	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		I <sub>O</sub> = 20 μA	-	0	0.1	V
		$I_{O} = 4.0 \text{ mA}$	-	0.15	0.26	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ and other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V				
		pin Dn	-	35	126	μΑ
		pins CPU, CPD	-	140	504	μΑ
		pin PL	-	65	234	μΑ
		pin MR	-	105	378	μΑ
Ci	input capacitance		-	3.5	-	pF
T <sub>amb</sub> = -40	) °C to +85 °C					
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.84	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	V
		$I_{O} = 4.0 \text{ mA}$	-	-	0.33	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	80	μΑ
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ and other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V				
		pin Dn	-	-	157.5	μΑ
		pins CPU, CPD	-	-	630	μΑ
		pin PL	-	-	292.5	μΑ
		pin MR	-	-	472.5	μΑ
T <sub>amb</sub> = -40	) °C to +125 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.8	V
74HC_HCT193_3					© NXP B.V. 2007.	All rights res

 Table 7.
 Static characteristics type 74HCT193 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.7	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	V
		$I_O = 4.0 \text{ mA}$	-	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	160	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ and other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V				
		pin Dn	-	-	171.5	μΑ
		pins CPU, CPD	-	-	686	μΑ
		pin PL	-	-	318.5	μΑ
		pin MR	-	-	514.5	μΑ

## 10. Dynamic characteristics

Table 8. Dynamic characteristics type 74HC193

Symbol	Parameter	Conditions			25 °C		-40 °C to	+85 °C	-40 °C to	–40 °C to +125 °C		
				Min	Тур	Max	Min	Max	Min	Max		
od	propagation delay	CPU, CPD to Qn; see Figure 9	[1]	-		'						
		$V_{CC} = 2.0 \text{ V}$		-	63	215	-	270	-	325	ns	
		$V_{CC} = 4.5 \text{ V}$		-	23	43	-	54	-	65	ns	
		$V_{CC} = 6.0 \text{ V}$		-	18	37	-	46	-	55	ns	
		CPU to TCU; see Figure 10										
		$V_{CC} = 2.0 \text{ V}$		-	39	125	-	155	-	190	ns	
		$V_{CC} = 4.5 \text{ V}$		-	14	25	-	31	-	38	ns	
	$V_{CC} = 6.0 \text{ V}$		-	11	21	-	26	-	32	ns		
		CPD to TCD; see Figure 10										
		$V_{CC} = 2.0 \text{ V}$		-	39	125	-	155	-	190	ns	
		$V_{CC} = 4.5 \text{ V}$		-	14	25	-	31	-	38	ns	
		$V_{CC} = 6.0 \text{ V}$		-	11	21	-	26	-	32	ns	
		PL to Qn; see Figure 11										
		$V_{CC} = 2.0 \text{ V}$		-	69	220	-	275	-	330	ns	
		$V_{CC} = 4.5 \text{ V}$		-	25	44	-	55	-	66	ns	
		$V_{CC} = 6.0 \text{ V}$		-	20	37	-	47	-	56	ns	
		MR to Qn; see Figure 12										
		$V_{CC} = 2.0 \text{ V}$		-	58	200	-	250	-	300	ns	
		$V_{CC} = 4.5 \text{ V}$		-	21	40	-	50	-	60	ns	
		$V_{CC} = 6.0 \text{ V}$		-	17	34		43	-	51	ns	
		Dn to Qn; see Figure 11										
		$V_{CC} = 2.0 \text{ V}$		-	69	210	-	265	-	315	ns	
		$V_{CC} = 4.5 \text{ V}$		-	25	42	-	53	-	63	ns	
		$V_{CC} = 6.0 \text{ V}$		-	20	36	-	45	-	54	ns	
		PL to TCU, PL to TCD; see Figure 14										
		$V_{CC} = 2.0 \text{ V}$		-	80	290	-	365	-	435	ns	
		$V_{CC} = 4.5 \text{ V}$		-	29	58	-	73	-	87	ns	
		$V_{CC} = 6.0 \text{ V}$		-	23	49	-	62	-	74	ns	
		MR to TCU, MR to TCD; see Figure 14										
		$V_{CC} = 2.0 \text{ V}$		-	74	285	-	355	-	430	ns	
		$V_{CC} = 4.5 \text{ V}$		-	27	57	-	71	-	86	ns	
		$V_{CC} = 6.0 \text{ V}$		-	22	48	-	60	-	73	ns	

 Table 8.
 Dynamic characteristics type 74HC193 ...continued

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>pd</sub>	propagation delay	Dn to TCU, Dn to TCD; see Figure 14								
		$V_{CC} = 2.0 \text{ V}$	-	80	290	-	365	-	435	ns
		$V_{CC} = 4.5 \text{ V}$	-	29	58	-	73	-	87	ns
		$V_{CC} = 6.0 \text{ V}$	-	23	49	-	62	-	74	ns
t <sub>THL</sub>	HIGH to LOW	see Figure 12								
	output transition	$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
	time	$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
t <sub>TLH</sub>	LOW to HIGH	see Figure 12								
	output transition	$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
	time	$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
t <sub>W</sub>	pulse width	CPU, CPD (HIGH or LOW); see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	100	22	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	8	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns
		MR (HIGH); see Figure 12								
		$V_{CC} = 2.0 \text{ V}$	100	25	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	9	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	7	-	21	-	26	-	ns
		PL (LOW); see Figure 11								
		$V_{CC} = 2.0 \text{ V}$	100	19	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	7	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns
t <sub>rec</sub>	recovery time	PL to CPU, CPD; see Figure 11								
		$V_{CC} = 2.0 \text{ V}$	50	8	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	10	3	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	9	2	-	11	-	13	-	ns
		MR to CPU, CPD; see Figure 12								
		$V_{CC} = 2.0 \text{ V}$	50	0	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	10	0	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	9	0	-	11	-	13	-	ns

74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.

 Table 8.
 Dynamic characteristics type 74HC193 ...continued

Symbol	Parameter	Conditions		25 °C		-40 °C to	+85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>su</sub>	set-up time	Dn to $\overline{PL}$ ; see  Figure 13; note:  CPU = CPD =  HIGH			'				•	
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
	$V_{CC} = 6.0 \text{ V}$		14	6	-	17	-	20	-	ns
t <sub>h</sub>	hold time	Dn to PL; see Figure 13								
		$V_{CC} = 2.0 \text{ V}$	0	-14	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	<b>-5</b>	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	-4	-	0		0	-	ns
		CPU to CPD, CPD to CPU; see Figure 15								
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	8	6	-	17	-	20	-	ns
f <sub>max</sub>	maximum frequency	CPU, CPD; see Figure 9								
		$V_{CC} = 2.0 \text{ V}$	4.0	13.5	-	3.2	-	2.6	-	MHz
		$V_{CC} = 4.5 \text{ V}$	20	41	-	16	-	13	-	MHz
		$V_{CC} = 6.0 \text{ V}$	24	49	-	19	-	15	-	MHz
$C_{PD}$	power dissipation capacitance	$V_I = GND \text{ to } V_{CC};$ $V_{CC} = 5 \text{ V};$ $f_i = 1 \text{ MHz}$	<u>l</u> -	24	-	-	-	-	-	pF

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .

[2]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

Table 9. Dynamic characteristics type 74HCT193

Symbol	Parameter	Conditions		25 °C		-40 °C to	+85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>pd</sub>	propagation delay	CPU, CPD to Qn; see Figure 9	<u>[1]</u>	'						
		$V_{CC} = 4.5 \text{ V}$	-	23	43	-	54	-	65	ns
		CPU to TCU; see Figure 10								
		$V_{CC} = 4.5 \text{ V}$	-	15	27	-	34	-	41	ns
		CPD to TCD; see Figure 10								
		$V_{CC} = 4.5 \text{ V}$	-	15	27	-	34	-	41	ns
		PL to Qn; see Figure 11								
		$V_{CC} = 4.5 \text{ V}$	-	26	46	-	58	-	69	ns
		MR to Qn; see Figure 12								
		$V_{CC} = 4.5 \text{ V}$	-	22	40	-	50	-	60	ns
		Dn to Qn; see Figure 11								
		$V_{CC} = 4.5 \text{ V}$	-	27	46	-	58	-	69	ns
		PL to TCU, PL to TCD; see Figure 14								
		$V_{CC} = 4.5 \text{ V}$	-	31	55	-	69	-	83	ns
		MR to TCU, MR to TCD; see Figure 14								
		$V_{CC} = 4.5 \text{ V}$	-	29	55	-	69	-	83	ns
		Dn to TCU, Dn to TCD; see Figure 14								
		$V_{CC} = 4.5 \text{ V}$	-	32	58	-	73	-	87	ns
$t_{THL}$	HIGH to LOW	see Figure 12								
	output transition time	$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
t <sub>TLH</sub>	LOW to HIGH	see Figure 12								
	output transition time	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	CPU, CPD (HIGH or LOW); see Figure 9								
		$V_{CC} = 4.5 \text{ V}$	25	11	-	31	-	38	-	ns
		MR (HIGH); see Figure 12								
		$V_{CC} = 4.5 \text{ V}$	20	7	-	25	-	30	-	ns
		PL (LOW); see Figure 11								
		$V_{CC} = 4.5 \text{ V}$	20	8	-	25	-	30	-	ns

 Table 9.
 Dynamic characteristics type 74HCT193 ...continued

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>rec</sub>	recovery time	PL to CPU, CPD; see Figure 11								
		V <sub>CC</sub> = 4.5 V	10	2	-	13	-	15	-	ns
		MR to CPU, CPD; see Figure 12								
		$V_{CC} = 4.5 \text{ V}$	10	0	-	13	-	15	-	ns
t <sub>su</sub>	set-up time	Dn to $\overline{PL}$ ; see Figure 13; note: $\overline{CPU} = \overline{CPD} = \overline{HIGH}$								
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
t <sub>h</sub>	hold time	Dn to PL; see Figure 13								
		$V_{CC} = 4.5 \text{ V}$	0	-6	-	0	-	0	-	ns
		CPU to CPD, CPD to CPU; see Figure 15								
		$V_{CC} = 4.5 \text{ V}$	16	7	-	20	-	24	-	ns
f <sub>max</sub>	maximum frequency	CPU, CPD; see Figure 9								
		$V_{CC} = 4.5 \text{ V}$	20	43	-	16	-	13	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC} - $ [2] 1.5 V; $V_{CC} = 5 \text{ V}$ ; $f_{I} = 1 \text{ MHz}$	-	26	-	-	-	-	-	pF

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

 $C_L$  = output load capacitance in pF;


 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.

<sup>[2]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

#### 11. Waveforms




Measurement points are given in Table 10.

t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Logic levels  $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage drops that occur with the output load.

Fig 9. The clock (CPU, CPD) to output (Qn) propagation delays, the clock pulse width, and the maximum clock pulse frequency




Measurement points are given in Table 10.

 $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}.$ 

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig 10. The clock (CPU, CPD) to terminal count output (TCU, TCD) propagation delays




Measurement points are given in Table 10.

 $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig 11. The parallel load input (PL) and data (Dn) to Qn output propagation delays and PL removal time to clock input (CPU, CPD)




Measurement points are given in Table 10.

 $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}$ .

Logic levels  $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage drops that occur with the output load.

Fig 12. The master reset input (MR) pulse width, MR to Qn propagation delays, MR to CPU, CPD removal time and output transition times




The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in Table 10.

Logic levels V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage drops that occur with the output load.

Fig 13. The data input (Dn) to parallel load input (PL) set-up and hold times




Measurement points are given in Table 10.

t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig 14. The data input (Dn), parallel load input (PL) and the master reset input (MR) to the terminal count outputs (TCU, TCD) propagation delays




Measurement points are given in Table 10.

Fig 15. The CPU to CPD or CPD to CPU hold times

Table 10. Measurement points

Туре	Input		Output
	V <sub>M</sub>	V <sub>I</sub>	V <sub>M</sub>
74HC193	$0.5 \times V_{CC}$	GND to V <sub>CC</sub>	$0.5 \times V_{CC}$
74HCT193	1.3 V	GND to 3 V	1.3 V



Test data is given in Table 11.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator

C<sub>L</sub> = Load capacitance including jig and probe capacitance

R<sub>L</sub> = Load resistor


S1 = Test selection switch

Fig 16. Load circuitry for measuring switching times

Table 11. Test data

Туре	Input		Load		S1 position
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC193	$V_{CC}$	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT193	3 V	6 ns	15 pF, 50 pF	1 kΩ	open


## 12. Application information



### 13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19

0.228

0.020

Fig 18. Package outline SOT109-1 (SO16)


0.004

0.049

74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



-				3			-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			<del>99-12-27</del> 03-02-19

Fig 19. Package outline SOT338-1 (SSOP16)

74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						<del>95-01-14</del> 03-02-13

Fig 20. Package outline SOT38-4 (DIP16)

74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



 						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT403-1		MO-153			<del>-99-12-27</del> 03-02-18

Fig 21. Package outline SOT403-1 (TSSOP16)

74HC\_HCT193\_3 © NXP B.V. 2007. All rights reserved.

## 14. Revision history

#### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT193_3	20070523	Product data sheet	-	74HC_HCT193_CNV_2	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	Family specification included				
74HC_HCT193_CNV_2	19970828	Product specification	-	-	

### 15. Legal information

#### 16. Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.2 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For additional information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, send an email to: salesaddresses@nxp.com

#### **NXP Semiconductors**

#### Presettable synchronous 4-bit binary up/down counter

#### 18. Contents

1	General description
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 5
5.1	Pinning
5.2	Pin description
6	Functional description 6
7	Limiting values 8
8	Recommended operating conditions 8
9	Static characteristics 9
10	Dynamic characteristics 13
11	Waveforms
12	Application information 22
13	Package outline 23
14	Revision history
15	Legal information
16	Data sheet status 28
16.1	Definitions
16.2	Disclaimers
16.3	Trademarks28
17	Contact information 28
18	Contents 29

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

