SOC Lab1 311510207 江尹凡

Brief introduction about the overall system

- 1. 撰寫成法器
- 2. Directive control
- 3. 寫 tesbench 用 vitis hls 做 C sim 模擬 C 語言寫的乘法器是否正確。
- 4. C synthesis •
- 5. Cosimulation, cosimulation 這邊要把圖片中第九行註解調重新合成才能跑。 Cosimulation 後就可以打開波型觀察。
- 6. Export RTL ,輸出 RTL 前,要把前一步註解掉的那行弄回來,重新合成在輸出完整的 RTL code。

What is observed & learned

學習安裝 HLS、vivado 環境,並跑一次流程,大概了解設計時需要跑甚麼步驟。並且用遠端連線的方式,操作 fpga 相當新穎。

```
#include "Multiplication.h"

#include "Multiplication.h"

#void multip_2num(int32_t n32In1, int32_t n32In2, int32_t* pn32ResOut

#pragma HLS INTERFACE s_axilite port=pn32ResOut

#pragma HLS INTERFACE s_axilite port=n32In1

#pragma HLS INTERFACE s_axilite port=n32In2

#pragma HLS INTERFACE s_axilite port=n32In2

#pragma HLS INTERFACE s_axilite port=n32In2

#pragma HLS INTERFACE s_axilite port=pn32ResOut

# HLS INTERFACE s_axilite port=pn32ResOut
```


設定 in、output 的 interface 有 2 種方式

- 1. 用右邊 Directive 創建 ,通常建議,如果要視不同的 solution 可以直接 改右邊去模擬,這樣就可以用同一份 source code 測試。
- 2. (inline)用 #pragma 這行指令直接撰寫,如果 code 已經確定形式,建議是打成#pragma,這樣 code 傳上 github 或分享給別人,可以比較完整知道設計。


Screen dump

C sim

Synthesis Summary Report



Performence



Utilization

* Summary:									
Name	BRAM_18K	DSP I	FF I	LUT	URAMI	-			
DSP Expression FIFO Instance Memory Multiplexer Register	- - 0 -	- -	- - - 309 - - 100	282 282 25	-i -i	_			
Total	0	3	409	307	7[0]				
Available	280	220	106400	53200	0	-			
Utilization (%)	0	11	~0 	,					
+ Detail: * Instance: + Insta	nce	+	 Module	+· 	BRAM_18	+ BK! DSP	++ FF	LUT	URAM
		 control_s_axi mul_32s_32s_32_2_1				0I 0 0I 3			0
+ Total		 		·+· 		+ 01 3	++ I 3091	+ 2821	0

Interface

= Interface					
* Summary:					
RTL Ports	++ Dir	Bits	Protocol	Source Object	C Type
s_axi_control_AWVALID	inl	11	s_axi	control	pointer
s_axi_control_AWREADY	out	11	s_axil	controll	pointerl
s_axi_control_AWADDR	l inl	61	s_axil	controll	pointerl
s_axi_control_WVALID	l inl	11	s_axil	controll	pointerl
s_axi_control_WREADY	l outl	11	s_axil	controll	pointerl
s_axi_control_WDATA	l inl	321	s_axil	controll	pointerl
s_axi_control_WSTRB	l inl	41	s_axil	controll	pointerl
s_axi_control_ARVALID	l inl	11	s_axil	controll	pointerl
s_axi_control_ARREADY	out	11	s_axil	controll	pointerl
s_axi_control_ARADDR	l inl	61	s_axil	controll	pointer
s_axi_control_RVALID	out	11	s_axil	controll	pointerl
s_axi_control_RREADY	l inl	11	s_axil	controll	pointer
s_axi_control_RDATA	l outl	321	s_axil	controll	pointer
s_axi_control_RRESP	l outl		s_axil	controll	pointer
s_axi_control_BVALID	l outl	11	s_axil	controll	pointer
s_axi_control_BREADY	l inl	11	s_axil	controll	pointer
s_axi_control_BRESP	l outl	21	s_axil		pointer
ap_clk	l inl	11	ap_ctrl_nonel	multip_2num	return valuel
ap_rst_n	l inl	11	ap_ctrl_none	multip_2num	return valuel


Co-simulation transcript/waveform

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***

INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8.14 seconds. CPU system time: 1.74 seconds. Elapsed time: 13.83 seconds; current allocated memory: 7.094 MB.

INFO: [HLS 200-112] Total CPU user time: 10.19 seconds. Total CPU system time: 2.35 seconds. Total elapsed time: 17.73 seconds; peak allocated memory: 1.097 GB.

Finished C/RTL cosimulation.



Jupyter Notebook execution results

```
In [2]:
# coding: utf-8
# In[ ]:
from __future__ import print_function
import sys, os
sys.path.append('/home/xilinx')
os.environ['XILINX_XRT'] = '/usr'
from pynq import Overlay
if __name__ == "__main__":
    print("Entry:", sys.argv[0])
    print("System argument(s):", len(sys.argv))
    print("Start of \"" + sys.argv[0] + "\"")
    ol = Overlay("/home/xilinx/jupyter_notebooks/Multip2Num.bit")
    regIP = ol.multip_2num_0
    for i in range(9):
         print("======"")
         for j in range(9):
             regIP.write(0x10, i + 1)
             regIP.write(0x18, j + 1)
             Res = regIP.read(0x20)
             print(str(i + 1) + " * " + str(j + 1) + " = " + str(Res))
    print("======"")
    print("Exit process")
          Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_la
          System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel
          _launcher.py"
          1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
          1 * 5 = 5
          1 * 6 = 6
1 * 7 = 7
          1 * 8 = 8
1 * 9 = 9
          _____
          2 * 2 = 4
2 * 3 = 6
          2 * 4 = 8
          2 * 5 = 10
          2 * 6 = 12
2 * 7 = 14
2 * 8 = 16
          2 * 9 = 18
          _____
          3 * 1 = 3
          3 * 2 = 6
          3 * 4 = 12
          3 * 5 = 15
3 * 6 = 18
```

```
7 * 4 = 28
7 * 5 = 35
7 * 6 = 42
7 * 7 = 49
7 * 8 = 56
7 * 9 = 63
-----
8 * 1 = 8
8 * 2 = 16
8 * 3 = 24
8 * 4 = 32
8 * 5 = 40
8 * 6 = 48
8 * 7 = 56
8 * 8 = 64
8 * 9 = 72
-----
9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
_____
```

Exit process

In []: