



Entradas del MIPS

CLK
reset
ADDR
Din
RE
WE
MC_bus_Din
bus_TRDY
Bus_DevSel
MC_Bus_Grant

Entradas del bus

MC_bus_ADDR
load_addr_error
ADDR_Error Reg
Addr_Error

hit0
hit1
bus_TRDY
Bus_DevSel
Dirty_bit
via_2_rpl
addr_non_cacheable
Bus_Grant

UC_MC

MC_WE0, MC_WE1
block_copied_back
Send_dirty, Update_dirty
MC_bus_Rd_Wr
MC_tags_WE
Palabra
mux_origen
ready
MC_send_addr_ctrl
MC_send_data
Frame
Via_2_rpl
last_Word
Inc_m, Inc_w
Inc_r, Inc_cb
block_addr
mux_output
Bus_req
Mem_ERROR
load_addr_error
dirty_bit

Salidas al MIPS

WE_via0, WE_via1
internal_MC_bus_Rd_Wr
palabra_UC
mem_ready
MC_send_addr_ctrl
MC_send_data
Frame
Via_2_rpl
last_Word
Inc_m, Inc_w
Inc_r, Inc_cb
block_addr
mux_output
Bus_req
Mem_ERROR
load_addr_error
dirty_bit

memError
mem_ready
Dout
MC_send_addr_ctrl
MC_send_data
MC_Frame
MC_bus_ADDR
MC_bus_data_out
MC_bus_Rd_Wr
MC_Bus_req
MC_last_word

Salidas al bus

FIFO reg

Addr_Error

MC_bus_Din

Dout

Via_0 y Via 1

Dout_via0

MC_Dout

mux_output

Counters

Inc_m
Inc_w
Inc_r
Inc_cb
M_count
W_count
R_count
CB_count

Copy_back_addr
ADDR₃₁₋₄ & "0000"
ADDR(31 downto 2) & "00"
MC_bus_ADDR

x"100000"

ADDR₃₁₋₈

x"01000000"

ADDR

ADDR₅₋₄

ADDR₃₋₂

load_addr_error

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto

Dir_word

mux_origen

MC_bus_Din

Din

Copy_back_addr

ADDR₃₁₋₄ & "0000"

ADDR(31 downto 2) & "00"

Addr₀

Addr₁

Dir_cjto