CS:APP Chapter 4 Computer Architecture

Wrap-Up

Yuan Tang

Adapted from CMU course 15-213

http://csapp.cs.cmu.edu

Overview

Wrap-Up of PIPE Design

- Exceptional conditions
- Performance analysis
- Fetch stage design

Modern High-Performance Processors

Out-of-order execution

-2- CS:APP2e

Exceptions

Conditions under which processor cannot continue normal operation

Causes

■ Halt instruction (Current)

■ Bad address for instruction or data (Previous)

■ Invalid instruction (Previous)

Typical Desired Action

- Complete some instructions
 - Either current or previous (depends on exception type)
- Discard others
- Call exception handler
 - Like an unexpected procedure call

Our Implementation

■ Halt when instruction causes exception

Exception Examples

Detect in Fetch Stage

```
jmp $-1  # Invalid jump target

.byte 0xFF  # Invalid instruction code

halt  # Halt instruction
```

Detect in Memory Stage

```
irmovl $100,%eax
rmmovl %eax,0x10000(%eax) # invalid address
```

Exceptions in Pipeline Processor #1

```
# demo-exc1.ys
  irmovl $100,%eax
  rmmovl %eax,0x10000(%eax) # Invalid address
  nop
  .byte 0xFF
                                   Invalid instruction code
                                       3
                                           4
                                                        Exception detected
                                       Е
                                               W
0x000: irmovl $100,%eax
                                   D
                                           M
                                           F
0x006: rmmovl %eax, 0x1000 (%eax)
                                       D
                                               M
0x00c: nop
                                       F
                                           D
0 \times 00 d: .byte 0 \times FF
                    Exception detected
```

Desired Behavior

- rmmovl should cause exception
- Following instructions should have no effect on processor

-5- **state** CS:APP2e

Exceptions in Pipeline Processor #2


```
# demo-exc2.ys
 0x000:
             xorl %eax, %eax # Set condition codes
 0 \times 002:
                                # Not taken
             ine t
 0x007:
             irmovl $1,%eax
 0x00d:
             irmovl $2,%edx
 0 \times 013:
            halt
 0x014: t: .byte 0xFF
                                # Target
                                     3 4 5 6 7 8
                             F
                                     F
0x000:
                                         M
                                            W
         xorl %eax,%eax
                                 D
                                 F
0 \times 002:
                                         F
          jne t
                                            M
0x014: t: .byte 0xFF
                                                M
                                                    W
0x???: (I'm lost!)
                                                        W
                                                    M
          irmovl $1,%eax
0 \times 007:
                                                    E
                                                           W
                                                D
                                                        M
```

Exception detected

Desired Behavior

No exception should occur

Maintaining Exception Ordering



- Add status field to pipeline registers
- Fetch stage sets to either "AOK," "ADR" (when bad fetch address), "HLT" (halt instruction) or "INS" (illegal instruction)
- Decode & execute pass values through
- Memory either passes through or sets to "ADR"
- Exception triggered only when instruction hits write back

Exception Handling Logic


Fetch Stage

```
# Determine status code for fetched instruction
int f_stat = [
          imem_error: SADR;
        !instr_valid : SINS;
          f_icode == IHALT : SHLT;
          1 : SAOK;
];
```

Memory Stage


Writeback Stage

```
int Stat = [
          # SBUB in earlier stages indicates bubble
          W_stat == SBUB : SAOK;
          1 : W_stat;
];
-8-
```



Side Effects in Pipeline Processor

```
# demo-exc3.ys
irmovl $100, %eax
rmmovl %eax, 0x10000(%eax) # invalid address
addl %eax, %eax # Sets condition codes
```



Desired Behavior

- rmmov1 should cause exception
- No following instruction should have any effect

CS:APP2e

Avoiding Side Effects

Presence of Exception Should Disable State Update

- Invalid instructions are converted to pipeline bubbles
 - Except have stat indicating exception status
- Data memory will not write to invalid address
- Prevent invalid update of condition codes
 - Detect exception in memory stage
 - Disable condition code setting in execute
 - Must happen in same clock cycle
- Handling exception in final stages
 - When detect exception in memory stage
 - » Start injecting bubbles into memory stage on next cycle
 - When detect exception in write-back stage
 - » Stall excepting instruction
- Included in HCL code


Control Logic for State Changes

Setting Condition Codes

```
# Should the condition codes be updated?
bool set_cc = E_icode == IOPL &&
    # State changes only during normal operation
    !m_stat in { SADR, SINS, SHLT }
    && !W_stat in { SADR, SINS, SHLT };
```

Stage Control

Also controls updating of memory



Rest of Real-Life Exception Handling

Call Exception Handler

- Push PC onto stack
 - Either PC of faulting instruction or of next instruction
 - Usually pass through pipeline along with exception status
- Jump to handler address
 - Usually fixed address
 - Defined as part of ISA

Implementation

Haven't tried it yet!

Performance Metrics

Clock rate

- Measured in Gigahertz
- Function of stage partitioning and circuit design
 - Keep amount of work per stage small

Rate at which instructions executed

- CPI: cycles per instruction
- On average, how many clock cycles does each instruction require?
- Function of pipeline design and benchmark programs
 - E.g., how frequently are branches mispredicted?

CPI for PIPE

CPI ≈ 1.0

- Fetch instruction each clock cycle
- Effectively process new instruction almost every cycle
 - Although each individual instruction has latency of 5 cycles

CPI > 1.0

Sometimes must stall or cancel branches

Computing CPI

- C clock cycles
- I instructions executed to completion
- B bubbles injected (C = I + B)

$$CPI = C/I = (I+B)/I = 1.0 + B/I$$

■ Factor B/I represents average penalty due to bubbles

CPI for PIPE (Cont.)

$$B/I = LP + MP + RP$$

LP: Penalty due to load/use hazard stalling	Typical Values
 Fraction of instructions that are loads 	0.25
 Fraction of load instructions requiring stall 	0.20
 Number of bubbles injected each time 	1
\Rightarrow LP = 0.25 * 0.20 * 1 = 0.05	
MP: Penalty due to mispredicted branches	
 Fraction of instructions that are cond. jumps 	0.20
 Fraction of cond. jumps mispredicted 	0.40
 Number of bubbles injected each time 	2
\Rightarrow MP = 0.20 * 0.40 * 2 = 0.16	
RP: Penalty due to ret instructions	
 Fraction of instructions that are returns 	0.02
 Number of bubbles injected each time 	3
\rightarrow PP = 0.02 * 3 = 0.06	

 \Rightarrow RP = 0.02 * 3 = 0.06

■ Net effect of penalties 0.05 + 0.16 + 0.06 = 0.27

$$\Rightarrow$$
 CPI = 1.27 (Not bad!)


Fetch Logic Revisited

During Fetch Cycle

- 1. Select PC
- 2. Read bytes from instruction memory
- 3. Examine icode to determine instruction length
- 4. Increment PC


Timing

Steps 2 & 4 require significant amount of time




- 16 - CS:APP2e

Standard Fetch Timing




- Must Perform Everything in Sequence
- Can't compute incremented PC until know how much to increment it by

A Fast PC Increment Circuit



– 18 – CS:APP2e

Modified Fetch Timing






29-Bit Incrementer

- Acts as soon as PC selected
- Output not needed until final MUX
- Works in parallel with memory read

More Realistic Fetch Logic




Fetch Box

- Integrated into instruction cache
- Fetches entire cache block (16 or 32 bytes)
- Selects current instruction from current block
- Works ahead to fetch next block
 - As reaches end of current block
 - At branch target


CS:APP2e

Modern CPU Design



- 21 - CS:APP2e

Instruction Control



Grabs Instruction Bytes From Memory

- Based on Current PC + Predicted Targets for Predicted Branches
- Hardware dynamically guesses whether branches taken/not taken and (possibly) branch target

Translates Instructions Into Operations


- Primitive steps required to perform instruction
- Typical instruction requires 1–3 operations

Converts Register References Into Tags

 Abstract identifier linking destination of one operation with sources of later operations

-22 - CS:APP2e

Execution Unit



- Multiple functional units
 - Each can operate in independently
- Operations performed as soon as operands available
 - Not necessarily in program order
 - Within limits of functional units
- Control logic
 - Ensures behavior equivalent to sequential program execution

- 23 - CS:APP2e

CPU Capabilities of Intel iCore7

Multiple Instructions Can Execute in Parallel

- 1 load
- 1 store
- 1 FP multiplication or division
- 1 FP addition
- > 1 integer operation

Some Instructions Take > 1 Cycle, but Can be Pipelined

Instruction	Latency	Cycles/Issue
Load / Store	3	1
Integer Multiply	3	1
Integer Divide	11—21	5—13
■ Double/Single FP Multiply	4	1
■ Double/Single FP Add	3	1
Double/Single FP Divide	10—15	6—11

iCore Operation

Translates instructions dynamically into "Uops"

- ~118 bits wide
- Holds operation, two sources, and destination

Executes Uops with "Out of Order" engine

- Uop executed when
 - Operands available
 - Functional unit available
- Execution controlled by "Reservation Stations"
 - Keeps track of data dependencies between uops
 - Allocates resources

High-Perforamnce Branch Prediction

Critical to Performance

■ Typically 11–15 cycle penalty for misprediction

Branch Target Buffer

- 512 entries
- 4 bits of history
- Adaptive algorithm
 - Can recognize repeated patterns, e.g., alternating taken—not taken


Handling BTB misses

- Detect in ~cycle 6
- Predict taken for negative offset, not taken for positive
 - Loops vs. conditionals

Example Branch Prediction

Branch History

- Encode information about prior history of branch instructions
- Predict whether or not branch will be taken



State Machine

- Each time branch taken, transition to right
- When not taken, transition to left
- Predict branch taken when in state Yes! or Yes?

Processor Summary

Design Technique

- Create uniform framework for all instructions
 - Want to share hardware among instructions
- Connect standard logic blocks with bits of control logic

Operation

- State held in memories and clocked registers
- Computation done by combinational logic
- Clocking of registers/memories sufficient to control overall behavior

Enhancing Performance

- Pipelining increases throughput and improves resource utilization
- Must make sure to maintain ISA behavior