# CS:APP Chapter 4 Computer Architecture Pipelined Implementation Part II

**Yuan Tang** 

Adapted from CMU course 15-213

http://csapp.cs.cmu.edu

# Overview

#### Make the pipelined processor work!

#### **Data Hazards**

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline

#### **Control Hazards**

- Mispredict conditional branch
  - Our design predicts all branches as being taken
  - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
  - Naïve pipeline executes three extra instructions

#### **Making Sure It Really Works**

What if multiple special cases happen simultaneously?

-2- CS:APP2e

# Pipeline Stages

#### **Fetch**

- Select current PC
- Read instruction
- Compute incremented PC

#### **Decode**

Read program registers

#### **Execute**

Operate ALU

#### **Memory**

Read or write data memory

#### **Write Back**

Update register file

W\_icode, W\_valM W valE, W valM, W dstE, W dstM M icode. memory M Cnd. M valA Addr, Data Cnd d srcA, d srcB Write back icode, ifun, rA, rB, valC Instruction increment predPC

Memory

Execute

Decode

Fetch


PC

## **PIPE- Hardware**

 Pipeline registers hold intermediate values from instruction execution

#### Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
  - e.g., valC passes through decode



# Data Dependencies: 2 Nop's

#### # demo-h2.ys

0x000: irmovl \$10,%edx


0x006: irmovl \$3,%eax

0x00c: nop

0x00d: nop

0x00e: addl %edx, %eax

0x010: halt



# Data Dependencies: No Nop


#### # demo-h0.ys

0x000: irmovl \$10,%edx


0x006: irmovl \$3,%eax

0x00c: addl %edx, %eax

0x00e: halt



# Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

# **Stall Condition**

#### **Source Registers**


srcA and srcB of current instruction in decode stage

#### **Destination Registers**

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages

#### **Special Case**

- Don't stall for register ID 15 (0xF)
  - Indicates absence of register operand
- Don't stall for failed conditional move



# **Detecting Stall Condition**

#### # demo-h2.ys

0x000: irmovl \$10,%edx

0x006: irmovl \$3,%eax


0x00c: nop

0x00d: nop


#### bubble

0x00e: addl %edx, %eax

0x010: halt



# Stalling X3



srcB = eax

srcB = eax

srcB = eax

# What Happens When Stalling?


# # demo-h0.ys 0x000: irmovl \$10,%edx 0x006: irmovl \$3,%eax 0x00c: addl %edx,%eax 0x00e: halt

	_ Cycle o					
Write Back	bubble					
Memory	bubble					
Execute	0x00c: addl %edx,%eax					
Decode	0x00e: halt					
Fetch						

Cyclo 9

- Stalling instruction held back in decode stage
- **Following instruction stays in fetch stage**
- Bubbles injected into execute stage
  - Like dynamically generated nop's
  - Move through later stages

# Implementing Stalling




#### **Pipeline Control**


- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update


- 12 - CS:APP2e

# Pipeline Register Modes


#### **Normal**










#### **Stall**









#### **Bubble**







# **Data Forwarding**

#### **Naïve Pipeline**

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
  - Needs to be in register file at start of stage

#### **Observation**

Value generated in execute or memory stage

#### **Trick**

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

# **Data Forwarding Example**

#### # demo-h2.ys


0x000: irmovl \$10,%edx
0x006: irmovl \$3,%eax

0x00c: nop
0x00d: nop

0x00e: addl %edx, %eax

0x010: halt

- irmovl in writeback stage
- Destination value in W pipeline register
- Forward as valB for decode stage



# **Bypass Paths**

#### **Decode Stage**

Forwarding logic selects valA and valB Memory

Execute

Decode

Fetch

PC

- Normally from register file
- Forwarding: get valA or valB from later pipeline stage

#### **Forwarding Sources**

- Execute: valE
- Memory: valE, valM
- Write back: valE, valM

W icode, W valM W valE, W valM, W dstE, W dstM W valM m\_valM M icode. memory M Cnd. M valA Addr, Data M valE М e\_valE E\_valA, E\_valB, E srcA, E srcB d srcA. d srcB Write back icode, ifun, rA, rB, valC Instruction PC memory increment predPC

# **Data Forwarding Example #2**

#### # demo-h0.ys

0x000: irmovl \$10,%edx

0x006: irmovl \$3,%eax

0x00c: addl %edx, %eax


0x00e: halt

#### Register %edx

- Generated by ALU during previous cycle
- Forward from memory as valA

#### Register %eax

- Value just generated by ALU
- Forward from execute as valB



# **Forwarding Priority**


F

#### # demo-priority.ys

```
0x000: irmovl $1, %eax
0x006: irmovl $2, %eax
0x00c: irmovl $3, %eax
0x012: rrmovl %eax, %edx
0x014: halt
```

# Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage




#### Stat Write back W valE W\_valM valE icode valM dstM m stat data out m valM dmem error stat Data read Mem. memory control Memory data in Addr M valA M\_Cnd M\_valE Cnd valF valA dstF dstM stat icode e\_Cnd e\_valE ALU CC ALU fun. e\_dstE ALU dstE Execute stat icode ifun valC valA valB dstE dstM srcA srcB srcB Fwd W valM Decode <sup>A</sup>Register № file W\_valE rВ valC D stat icode ifun rΑ valP

# Implementing Forwarding

- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage


-19-

# Implementing Forwarding




```
## What should be the A value?
int new E valA = [
  # Use incremented PC
    D icode in { ICALL, IJXX } : D valP;
  # Forward valE from execute
    d srcA == e dstE : e valE;
  # Forward valM from memory
    d srcA == M dstM : m valM;
  # Forward valE from memory
    d srcA == M dstE : M valE;
  # Forward valM from write back
    d srcA == W dstM : W valM;
  # Forward valE from write back
    d srcA == W dstE : W valE;
  # Use value read from register file
    1 : d rvalA;
];
```

# **Limitation of Forwarding**



#### Load-use dependency


- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8



# **Avoiding Load/Use Hazard**


# demo-luh.ys 4 2 3 5 6 9 0x000: irmovl \$128,%edx Ε W D M F 0x006: irmovl \$3,%ecx Е M W D F 0x00c: rmmovl %ecx, 0(%edx) D Е W M 0x012: irmovl \$10,%ebx F D W M Е 0x018: mrmovl 0(%edx),%eax # Load %eax D M bubble Ε 0x01e: addl %ebx, %eax # Use %eax F Е D F 0x020: halt D

- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage



10 11 12

# **Detecting Load/Use Hazard**



Condition	Trigger
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } &&
	E_dstM in { d_srcA, d_srcB }

- 23 - CS:APP2e

## **Control for Load/Use Hazard**

# demo-luh.ys 3 2 10 11 12 0x000: irmovl \$128,%edx Ε M W D F D Ε W 0x006: irmovl \$3,%ecx M 0x00c: rmmovl %ecx, 0(%edx) F D Ε M W F F 0x012: irmovl \$10,%ebx D М W 0x018: mrmovl 0(%edx), %eax # Load %eax Е W bubble Ε W F Ε W 0x01e: addl %ebx, %eax # Use %eax D F W  $0 \times 020$ : halt

- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal


# **Branch Misprediction Example**

```
0x000:
         xorl %eax,%eax
0 \times 0.02:
                           # Not taken
         ine t
0x007: irmovl $1, %eax
                           # Fall through
0x00d:
         nop
0x00e:
         nop
0x00f:
         nop
0x010: halt
0x011: t: irmovl $3, %edx # Target (Should not execute)
0x017: irmovl $4, %ecx
                           # Should not execute
0x01d: irmovl $5, %edx
                           # Should not execute
```

Should only execute first 8 instructions

demo-j.ys

# **Handling Misprediction**



#### Predict branch as taken


Fetch 2 instructions at target

#### **Cancel when mispredicted**

- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet


CS:APP2e

# **Detecting Mispredicted Branch**



Condition	Trigger
Mispredicted Branch	E_icode = IJXX & !e_Cnd

# **Control for Misprediction**



Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

# Return Example

```
0 \times 0000:
         irmovl Stack,%esp # Initialize stack pointer
0x006:
         call p
                          # Procedure call
0x00b:
         irmovl $5,%esi  # Return point
0x011: halt
0x020: pos 0x20
0x020: p: irmovl $-1, %edi
                           # procedure
0 \times 026:
         ret
0x027: irmovl $1, %eax # Should not be executed
0x02d: irmov1 $2, %ecx # Should not be executed
0x033: irmovl $3, %edx # Should not be executed
0x039:
         irmovl $4,%ebx
                           # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                            # Stack: Stack pointer
```

Previously executed three additional instructions

# **Correct Return Example**

F

D

F

#### # demo-retb

0x026: ret


bubble

bubble

bubble


0x00b: irmovl \$5,%esi # Return

- As ret passes through pipeline, stall at fetch stage
  - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



F
valC ←5
rB ← %esi

# **Detecting Return**



Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }

# **Control for Return**

#### # demo-retb

0x026: ret

bubble

bubble

bubble

0x00b: irmovl \$5,%esi # Return

F	D	Е	М	W		_		
	H	D	Е	М	W		_	
·		F	D	Е	М	W		
	'		F	D	Е	М	W	
								Г

E

M

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

# **Special Control Cases**


#### **Detection**

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

#### **Action (on next cycle)**

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

# Implementing Pipeline Control




- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

# **Initial Version of Pipeline Control**

```
bool F stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D icode, E icode, M icode };
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB };
bool D bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool E bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Cnd) ||
    # Load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB };
```

# **Control Combinations**



Special cases that can arise on same clock cycle


#### **Combination A**

- Not-taken branch
- ret instruction at branch target

#### **Combination B**

- Instruction that reads from memory to %esp
- **■** Followed by ret instruction

# **Control Combination A**



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M\_valM anyhow

## **Control Combination B**



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

# **Handling Control Combination B**



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

# **Corrected Pipeline Control Logic**

```
bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode }
        # but not condition for a load/use hazard
        && !(E_icode in { IMRMOVL, IPOPL }
              && E_dstM in { d_srcA, d_srcB });
```

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

# **Pipeline Summary**

#### **Data Hazards**

- Most handled by forwarding
  - No performance penalty
- Load/use hazard requires one cycle stall

#### **Control Hazards**

- Cancel instructions when detect mispredicted branch
  - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
  - Three clock cycles wasted

#### **Control Combinations**

- Must analyze carefully
- First version had subtle bug
  - Only arises with unusual instruction combination