# Міністерство освіти і науки України Національний університет "Львівська політехніка"

Кафедра ЕОМ



з лабораторної роботи №3 з дисципліни: "Моделювання комп'ютерних систем" на тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда Elbert V2 - Spartan 3A FPGA."

Варіант №9

Виконав: ст. гр. КІ-201 Іванюк О.О.

> Прийняв: Козак Н.Б.

## Мета роботи:

На базі стенда Elbert V2 - Spartan 3A FPGA реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- 1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ.
- 2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1).




Рис. 1 - Структурна схема автомата.

### Завдання:

BAPIAHT	ВИРА3
9	((OP2 - 4) + OP1)  or  2

#### Виконання:

1) Створив файл MUX.vhd.

```
library IEEE;
 1
    use IEEE.STD LOGIC 1164.ALL;
 3
 4 entity my_MuX_intf is
 5 port (
 6
       DATA IN
                           : in std_logic_vector(7 downto 0);
                           : in std_logic_vector(1 downto 0);
 7
       IN SEL
      CONSTANT_BUS1 : in std_logic_vector(7 downto 0);
CONSTANT_BUS2 : in std_logic_vector(7 downto 0);
RAM_DATA_OUT_BUS : in std_logic_vector(7 downto 0);
 8
9
10
      IN_SEL_OUT_BUS : out std_logic_vector(7 downto 0)
11
12
       );
13 end my_MuX_intf;
14
15 architecture my_MuX_arch of my_MuX_intf is
16
17 begin
18
       INSEL_A_MUX: process(DATA_IN, CONSTANT_BUS1, CONSTANT_BUS2, RAM_DATA_OUT_BUS, IN_SEL)
19
          begin
20
              if (IN SEL = "00") then
21
22
                 IN_SEL_OUT_BUS <= DATA_IN;</pre>
              elsif (IN_SEL = "01") then
23
                IN_SEL_OUT_BUS <= RAM_DATA_OUT_BUS;
24
              elsif (IN_SEL = "10") then
25
26
                 IN SEL OUT BUS <= CONSTANT BUS1;
2.7
                 IN SEL OUT BUS <= CONSTANT BUS2;
28
              end if;
29
          end process INSEL_A_MUX;
30
31
32
33 end my_MuX_arch;
```

Puc.1. Реалізація мультиплексора у файлі MUX.vhd




Симуляція роботи мультиплексора

### 2) Створив файл ACC.vhd.

```
library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3
 4
 5
   entity my_ACC_intf is
   port (
 6
                            : in std_logic;
 7
       CLOCK
      ACC_WR : in std_logic;
ACC_RST : in std_logic;
ACC_DATA_IN_BUS : in std_logic_vector (7 downto 0);
ACC_DATA_OUT_BUS : out std_logic_vector(7 downto 0)
 8
 9
10
11
12 );
13 end my_ACC_intf;
14
15 architecture my_ACC_arch of my_ACC_intf is
16
17
   signal ACC DATA: std logic vector (7 downto 0);
18
19 begin
20
21 ACC : process (CLOCK, ACC DATA)
22
      begin
         if (rising edge(CLOCK)) then
23
24
              if (ACC_RST = '1') then
                 ACC_DATA <= "00000000";
25
26
              elsif (ACC_WR = '1') then
27
                 ACC_DATA <= ACC_DATA_IN_BUS;
28
              end if;
          end if;
29
          ACC_DATA_OUT_BUS <= ACC_DATA;
30
31
      end process ACC;
32
33 end my_ACC_arch;
```

Рис.2. Реалізація регістра ACC у файлі ACC.vhd




Симуляція роботи регістра

3) Визначив набір необхідних операцій для виконання виразу згідно свого варіанту і реалізував АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій (рис.3).

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
   use IEEE.NUMERIC STD.ALL;
 4 use IEEE.STD LOGIC UNSIGNED.ALL;
 5
 6 entity my ALU intf is
 7 port (
      OP_CODE_BUS : in std_logic_vector (1 downto 0);
IN_SEL_OUT_BUS : in std_logic_vector (7 downto 0);
 8
 9
      ACC DATA OUT BUS : in std logic vector (7 downto 0);
10
      ACC_DATA_IN_BUS : out std_logic_vector(7 downto 0)
11
12 );
13 end my_ALU_intf;
14
    architecture my ALU arch of my ALU intf is
15
17 begin
18
       ALU : process (OP_CODE_BUS, IN_SEL_OUT BUS, ACC DATA OUT BUS)
19
          variable A: unsigned (7 downto 0);
20
21
          variable B: unsigned (7 downto 0);
22
       begin
          A := unsigned (ACC DATA OUT BUS);
23
24
          B := unsigned (IN_SEL_OUT_BUS);
25
26
          case (OP CODE BUS) is
             when "00" => ACC DATA IN BUS <= STD LOGIC VECTOR (B);
27
             when "01" => ACC DATA IN BUS <= STD LOGIC VECTOR (A + B);
28
             when "10" => ACC DATA IN BUS <= STD LOGIC VECTOR (A - B);
29
             when "11" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR (A or B);
30
             when others => ACC DATA IN BUS <= "00000000";
31
          end case;
32
33
       end process ALU;
34
35
36 end my ALU arch;
```

Рис.3. Реалізація АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій.



Симуляція роботи АЛП

4) Визначив множину станів і реалізував пристрій керування (CU) у файлі CU.vhd.

```
1
      library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
 4 entity my_CU_intf is
      CLOCK
                             : in std_logic;
                         : in std_logic;
      ENTER OP1
                        : in std_logic;
: in std_logic;
: in std_logic;
      ENTER OP2
      CALCULATE
      RESET
11
      RAM_WR : out std_logic;
RAM_ADDR_BUS : out std_logic_vector(1 downto 0);
CONSTANT_BUS1 : out std_logic_vector(7 downto 0);
12 RAM WR
13
      CONSTANT_BUS2 : out std_logic_vector(7 downto 0);
      ACC_WR : out std_logic;
ACC_RST : out std_logic;
IN_SEL : out std_logic_vector(1 downto 0);
OP_CODE_BUS : out std_logic_vector(1 downto 0)
17
18
19
      end my_CU_intf;
21
22
      architecture my_CU_arch of my_CU_intf is
23
      type cu_state_type is (cu_rst, cu_idle, cu_load_op1, cu_load_op2, cu_run_calc0, cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
      signal cu_cur_state : cu_state_type;
27
      signal cu_next_state : cu_state_type;
28
30
      CONSTANT_BUS1 <= "00000100";
CONSTANT_BUS2 <= "00000010";
31
32
33
      CU_SYNC_PROC: process (CLOCK)
35
           begin
              if (rising_edge(CLOCK)) then
36
                     if (RESET = '1') then
37
                         cu_cur_state <= cu_rst;
38
                         cu_cur_state <= cu_next_state;
              end if;
end if;
 41
 42
43
44
           end process;
 45
46
47
         CUNEXT_STATE_DECODE: process (cu_cur_state, ENTER_OP1, ENTER_OP2, CALCULATE)
                ---
--declare default state for next_state to avoid latches
 48
49
              cu_next_state <= cu_cur_state; --default is to stay in current state
--insert statements to decode next_state
--below is a simple example
           case(cu_cur_state) is
when cu_rst =>
                 cu_next_state <= cu_idle;
 53
             cu_next_state <= cu_idle;
when cu_idle =>
if (ENTER_OP1 = '!') then
cu_next_state <= cu_load_op1;
elsif (ENTER_OP2 = '!') then
cu_next_state <= cu_load_op2;
elsif (CALCULATE = '!') then
 54
55
 56
57
58
               cu_next_state <= cu_run_calc0; else
 59
60
 61
                 cu_next_state <= cu_idle;
end if;</pre>
 64
65
66
              when cu load op1 =>
             when cu_load_op1 =>
cu_next_state <= cu_idle;
when cu_load_op2 =>
cu_next_state <= cu_idle;
when cu_run_calc0 =>
cu_next_state <= cu_run_calc1;</pre>
 67
68
 69
70
71
72
73
74
75
76
77
             when cu_run_calc1 =>
   cu_next_state <= cu_run_calc2;
when cu_run_calc2 =>
             cu_next_state <= cu_run_calc3;
when cu_run_calc3 =>
             cu_next_state <= cu_finish;
when cu_finish =>
                  cu_next_state <= cu_finish;
              when others
           cu_next_state <= cu_idle;
end case;</pre>
```

```
81
                                                                                              end process;
          82
83
          84
85
86
                                                                     CU_OUTPUT_DECODE: process (cu_cur_state)
                                                                                                   case(cu_cur_state) is
                                                                                                                                                                                                                                                                                                  ) 18

=>

<= "00";

<= "00";

<= "00";

<= '0';

<= '1';

<= '0';
                                                                                                                        when cu_rst
IN_SEL
OP_CODE_BUS
RAM_ADDR_BUS
          87
88
          89
90
91
                                                                                                                                              RAM_WR
ACC_RST
ACC_WR
          92
93
                                                                                                                      ACC_WR
when cu_idle
IN_SEL
OP_CODE_BUS
RAM_ADDR_BUS
RAM_WR
ACC_RST
ACC_WR
                                                                                                                                                                                                                                                                                                                       =>
<= "00";
<= "00";
<= "00";
<= '0';
<= '0';
<= '0';
          96
97
  98
99
100
                                                                                                                      ACC_RST <= '0';

ACC_RS
  101
102
103
  104
106
107
                                                                                                                                                 ACC_RST
ACC_WR
                                                                                                                                                                                                                                                                                                                          <= '1';
                                                                                                                        ACC_WR <= '1';
when cu_load_op2 =>
IN_SEL <= "00";
OP_CODE_BUS <= "00";
RAM_ADDR_BUS <= "01";
ACC_RST <= '0';
ACC_WR <= '1';
when cu_run_calc0 =>
     108
  109
  111
112
  113
114
                                                                                                                        when cu run_calco =>
IN_SEL == "01";
OP_CODE_BUS == "00";
RAM_ADDR_BUS == "01";
RAM_WR == '0';
ACC_RST == '0';
  115
116
117
  118
119
                                                                                                              RAM_WR <= '0'

ACC_RST <= '0'

ACC_RST <= '0'

when cu_run_calc1 =>
IN_SEL  <= "10";

RAM_ADDR_BUS <= "10";

RAM_ADDR_BUS <= "00";

ACC_WR  <= '1';

when cu_run_calc2 ->
IN_SEL  <= "01";

when cu_run_calc2 <= '01";

RAM_WR  <= '01";

RAM_WR  <= '01";

RAM_WR  <= '01";

ACC_WR  <= '1';

When cu_run_calc3 <= "00";

RAM_WR  <= '01";

ACC_WR  <= '1';

when cu_run_calc3 <= "00";

RAM_BEUS  <= "00";

RAM_RE  <= '01";

ACC_WR  <= '1';

when cu_run_calc3 <= "00";

ACC_WR  <= '1';

when cu_run_calc3 <= "00";

RAM_WR  <= '0';

ACC_WR  <= "11";

When cu_run_calc3 <= "00";

RAM_WR  <= '0';

ACC_WR  <= "11";

When cu_finish  =>
IN_SEL  <= "00";

ACC_RST  <= '0';

When others  =>
IN_SEL  <= "00";

When others  =>
IN_SEL  <= "00";
     120
     121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
                                                                                                                   RAM_ADDR_BUS
RAM_WR
ACC_RST
ACC_WR
When cu_finish
IN_SEL
OP_CODE_BUS
RAM_ADDR_BUS
RAM_WR
ACC_RST
ACC_WR
When others
IN_SEL
OP_CODE_BUS
RAM_ADDR_BUS
RAM_ADDR_BUS
RAM_ADDR_BUS
RAM_ADDR_BUS
RAM_WR
ACC_RST
ACC_WR
ACC_WR
     139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
                                                                                                                                                                                                                                                                                               <= "00";
<= "00";
<= "00";
<= '0';
<= '0';
     155
156
157
158
159
                                                        end my_CU_arch;
     160
```

Рис.4. Реалізація пристрою керування (CU) у файлі CU.vhd

### 5) Створив файл RAM.vhd.

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
   use IEEE.STD LOGIC UNSIGNED.ALL;
 5 entity my_RAM_intf is
 6 port (
                        : in std_logic;
 7
      CLOCK
                        : in std_logic;
      RAM_WR
 8
                        : in STD_LOGIC_VECTOR (1 downto 0);
     RAM_ADDR_BUS
 9
     RAM_DATA_IN_BUS : in STD_LOGIC_VECTOR (7 downto 0);
10
     RAM_DATA_OUT_BUS : out STD_LOGIC_VECTOR (7 downto 0)
11
12 );
13 end my_RAM_intf;
14
15 architecture my_RAM_arch of my_RAM_intf is
16
17 type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR (7 downto 0);
18 signal RAM_UNIT : ram_type;
19
20 begin
21
22 RAM : process (CLOCK, RAM_ADDR_BUS, RAM UNIT)
23
     begin
24
         if (rising_edge (CLOCK)) then
25
             if (RAM_WR = '1') then
               RAM_UNIT (conv_integer (RAM_ADDR_BUS)) <= RAM_DATA_IN_BUS;</pre>
26
27
            end if;
         end if;
28
         RAM DATA OUT BUS <= RAM UNIT (conv integer (RAM ADDR BUS));
29
30
      end process RAM;
31
32
33 end my RAM arch;
34
```

Рис. 5. Реалізація пам'яті пристрою (RAM) у файлі RAM.vhd



Симуляція роботи RAM

5) Створив файл OUT\_PUT\_DECODER.vhd і реалізував в ньому блок індикації (7-SEG DECODER).

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 1
    use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
 6 entity OUT_PUT_DECODER_intf is
    port (
                          : IN STD LOGIC;
 8
                       : IN STD LOGIC;
    ACC_DATA_OUT_BUS : IN std_logic_vector(7 downto 0);
12 COMM ONES
                    : OUT STD_LOGIC;
    COMM DECS
                       : OUT STD LOGIC;
13
    COMM_HUNDREDS
                      : OUT STD_LOGIC;
14
     SEG A
                         : OUT STD LOGIC;
                         : OUT STD_LOGIC;
    SEG_B
                         : OUT STD LOGIC:
17 SEG C
                        : OUT STD_LOGIC;
: OUT STD_LOGIC;
    SEG D
18
19
     SEG_F
                         : OUT STD_LOGIC;
21
    SEG_G
                         : OUT STD_LOGIC;
                        : OUT STD_LOGIC
22 DP
23
    end OUT_PUT_DECODER_intf;
24
    architecture OUT_PUT_DECODER_arch of OUT_PUT_DECODER_intf is
    signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
27
28
    signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
29
32
       BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
    variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
    variable bcd : STD_LOGIC_VECTOR(11 downto 0) ;
33
34
35
            bcd
37
                               := (others => '0')
                              := ACC_DATA_OUT_BUS;
38
             hex src
39
              for i in hex_src'range loop
40
                   if bcd(3 downto 0) > "0100" then
41
                       bcd(3 downto 0) := bcd(3 downto 0) + "0011";
42
                   end if ;
43
44
                   if bcd(7 downto 4) > "0100" then
45
                        bcd(7 downto 4) := bcd(7 downto 4) + "0011";
                   end if ;
                   if bcd(11 downto 8) > "0100" then
47
48
                       bcd(11 downto 8) := bcd(11 downto 8) + "0011";
49
                   end if :
50
                   bcd := bcd(10 downto 0) & hex_src(hex_src'left) ; -- shift bcd + 1
51
                   hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0';
52
              end loop ;
53
54
                                    <= bcd (11 downto 8);
    <= bcd (7 downto 4);
    <= bcd (3 downto 0);</pre>
              HONDREDS_BUS
55
56
57
59
         end process BIN_TO_BCD;
60
61
        INDICATE : process(CLOCK)
          type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
62
63
         variable CUR_DIGIT : DIGIT_TYPE := ONES;
variable DIGIT_VAL : STD_LOGIC_VECTOR(3 downto 0) := "00000";
variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0) := "0000000";
64
65
66
          variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "000";
67
68
69
           if (rising_edge(CLOCK)) then
if(RESET = '0') then
70
71
72
                 case CUR_DIGIT is
73
                   when ONES =>
                       DIGIT VAL := ONES BUS:
74
                        CUR DIGIT := DECS;
75
                        COMMONS CTRL := "001";
76
77
                   when DECS =>
78
                        DIGIT VAL := DECS BUS;
                        CUR_DIGIT := HUNDREDS;
79
                        COMMONS_CTRL := "010";
```

```
when HUNDREDS =>
                                                          DIGIT_VAL := HONDREDS_BUS;
CUR_DIGIT := ONES;
  82
                                              COMMONS_CTRL := "100";
when others =>
   84
  85
                                                          DIGIT_VAL := ONES_BUS;
CUR_DIGIT := ONES;
   87
                                                          COMMONS_CTRL := "000";
   89
                                         end case;
   90
                                            when "0000" => DIGIT_CTRL := "111110";
when "0001" => DIGIT_CTRL := "0110000";
when "0001" => DIGIT_CTRL := "0110000";
when "0001" => DIGIT_CTRL := "1101101";
when "0100" => DIGIT_CTRL := "1111001";
when "0100" => DIGIT_CTRL := "0110011";
when "0100" => DIGIT_CTRL := "10110111";
when "0110" => DIGIT_CTRL := "1011111";
when "0111" => DIGIT_CTRL := "11110000";
when "1000" => DIGIT_CTRL := "11111111";
when "1000" => DIGIT_CTRL := "11111111";
when "1000" => DIGIT_CTRL := "1111011";
when others => DIGIT_CTRL := "00000000";
end case;
                                         case DIGIT_VAL is
   92
   93
   95
   96
  98
100
101
                                          end case;
103
104
                                        DIGIT_VAL := ONES_BUS;
CUR DIGIT := ONES;
105
106
                                          COMMONS_CTRL := "000";
                                   end if;
108
109
                                COMM_ONES <= COMMONS_CTRL(0);
COMM_DECS <= COMMONS_CTRL(1);
COMM_HUNDREDS <= COMMONS_CTRL(2);
111
112
113
                                  SEG_A <= DIGIT_CTRL(6);

SEG_B <= DIGIT_CTRL(5);

SEG_C <= DIGIT_CTRL(4);

SEG_D <= DIGIT_CTRL(3);

SEG_E <= DIGIT_CTRL(2);

SEG_F <= DIGIT_CTRL(1);

SEG_G <= DIGIT_CTRL(0);

DP <= '0';
114
115
116
117
119
120
121
122
                  end if;
end process INDICATE;
123
124
127 end OUT_PUT_DECODER_arch;
```

Рис.6. Реалізація блоку індикації (7-SEG DECODER) в файлі OUT\_PUT\_DECODER.vhd

6) Згенерував символи для імплементованих компонентів і створив схему у файлі Top\_level.sch.




Рис.7. Схема з використанням імплементованих компонентів.

### 7) testbench.vhd.

```
LIBRARY ieee;
       USE ieee.std_logic_1164.ALL;
 3
      USE ieee.numeric_std.ALL;
       LIBRARY UNISIM;
       USE UNISIM.Vcomponents.ALL;
       ENTITY TopLevel_TopLevel_sch_tb IS
  6
        END TopLevel_TopLevel_sch_tb;
       ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
             COMPONENT TopLevel
10
                       RESET: IN STD_LOGIC;

ACC_DATA_OUT_BUS: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);

CLOCK: IN STD_LOGIC;

ENTER_OP1: IN STD_LOGIC;

ENTER_OP2: IN STD_LOGIC;

CALCULATE: IN STD_LOGIC;

DATA_IN: IN STD_LOGIC_VECTOR (7 DOWNTO 0);

COMM_ONES: OUT STD_LOGIC;

COMM_DECS: OUT STD_LOGIC;

COMM_HUNDREDS: OUT STD_LOGIC;

SEG_A: OUT STD_LOGIC;

SEG_B: OUT STD_LOGIC;

SEG_C: OUT STD_LOGIC;

SEG_F: OUT STD_LOGIC;

SEG_F: OUT STD_LOGIC;
             PORT ( RESET : IN STD LOGIC;
11
12
13
16
17
18
19
20
22
23
24
25
                        SEG_F : OUT STD_LOGIC;
SEG_G : OUT STD_LOGIC;
DP : OUT STD_LOGIC);
26
          END COMPONENT;
29
30
31
           SIGNAL op1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL op2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL RESET : STD_LOGIC;
SIGNAL CLOCK : STD_LOGIC;
32
33
35
           SIGNAL CLOCK : STD_LOGIC;
SIGNAL ENTER OP1 : STD LOGIC;
SIGNAL ENTER_OP2 : STD_LOGIC;
SIGNAL CALCULATE : STD_LOGIC;
SIGNAL DATA IN : STD_LOGIC VECTOR (7 DOWNTO 0);
SIGNAL COMM_ONES : STD_LOGIC;
SIGNAL COMM_DECS : STD_LOGIC;
SIGNAL COMM_HUNDREDS : STD_LOGIC;
SIGNAL SEG A : STD_LOGIC;
SIGNAL SEG B : STD_LOGIC;
SIGNAL SEG C : STD_LOGIC;
36
37
38
39
40
41
42
43
44
                                     : STD_LOGIC;
: STD_LOGIC;
            SIGNAL SEG_C
45
            SIGNAL SEG D
                                     : STD_LOGIC;
47
            SIGNAL SEG E
           SIGNAL SEG_F
48
           SIGNAL SEG_G : STD_LOGIC;
SIGNAL DP : STD_LOGIC;
49
50
           SIGNAL ACC DATA OUT BUS : STD LOGIC VECTOR (7 DOWNTO 0);
51
52
53
           constant CLK period: time := 1 us;
54
           constant TC_period: time := 65536 us;
55
56
57
58
59
            UUT: TopLevel PORT MAP(
60
61
                RESET => RESET,
                  ACC_DATA_OUT_BUS => ACC_DATA_OUT_BUS,
62
                  CLOCK => CLOCK,
63
                  ENTER_OP1 => ENTER_OP1,
64
                  ENTER_OP2 => ENTER_OP2,
65
                  CALCULATE => CALCULATE,
                  DATA_IN => DATA_IN,
                 COMM_ONES => COMM_ONES,
COMM_DECS => COMM_DECS,
69
70
                  COMM_HUNDREDS => COMM_HUNDREDS,
                  SEG A => SEG A.
71
                  SEG B => SEG B,
72
                  SEG C => SEG C,
73
                  SEG D => SEG D,
74
                  SEG E => SEG E,
75
                  SEG_F => SEG F,
76
77
                  SEG G => SEG G,
                  DP => DP
78
79
80
```

```
81 CLK_process : process
      begin
82
        CLOCK <= '1';
83
        wait for CLK period/2;
84
        CLOCK <= '0';
85
        wait for CLK_period/2;
86
87
      end process CLK_process;
88
89
      stim_proc: process
90
      begin
      RESET <= '1';
91
      ENTER_OP1 <= '0';
92
93
      ENTER OP2 <= '0';
       CALCULATE <= '0';
94
      DATA_IN <= (others => '0');
95
96
      wait for 2*CLK_period;
97
      RESET <='0';
98
99
      wait for 4*TC_period;
100
101
      ENTER_OP1 <='1';
      DATA_IN <= op1;
102
103
104
      wait for 2*TC period;
      ENTER_OP1 <='0';
105
106
107
      wait for 4*TC_period;
      ENTER_OP2 <='1';
DATA_IN <= op2;
108
109
110
      wait for 2*TC_period;
111
      ENTER_OP2 <='0';
112
      wait for 4*TC_period;
113
114
115
      CALCULATE <= '1';
      wait for 8*TC_period;
116
       wait;
117
118
      end process stim proc; --1.835 s
119
120 END;
```

### 8) Constraints

```
UCF for ElbertV2 Development Board
2
   3
   CONFIG VCCAUX = "3.3";
 5
    # Clock 12 MHz
 6
    NET "CLOCK"
                                LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz:
 8
   9
10
                                  Seven Segment Display
   NET "SEG A"
                     LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
13
       NET "SEG_B"
                     LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
14
       NET "SEG C"
                    LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
15
       NET "SEG D"
                     LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
16
                    LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
       NET "SEG E"
17
      NET "SEG_F"
                     LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
18
       NET "SEG G"
19
      NET "DP"
                    LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
     NET "COMM_HUNDREDS"
NET "COMM_DRCS"
21
                                 LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
22
       NET "COMM_DECS" LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "COMM_ONES" LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
23
24
26
   #
                                  DP Switches
   27
28
        NET "DATA_IN(0)"
                             LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
29
                          LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

LOC = P63 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
       NET "DATA IN(1)"
30
       NET "DATA IN(2)"
31
       NET "DATA IN(3)"
32
       NET "DATA IN(4)"
33
                             LOC = P60
      NET "DATA_IN(5)"
                             LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P59 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P58 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
34
       NET "DATA_IN(6)"
35
      NET "DATA_IN(7)"
36
37
Switches
39
   40
41
       NET "ENTER_OP1"
                               LOC = PRO | PULLUP | TOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12:
42
       NET "ENTER_OP2"
                            LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
43
       NET "CALCULATE"
44
      NET "RESET"
45
46
```





Рис. 8. Часова діаграма згідно методичних вказівок.



# Перевірка:

```
((OP2 - 4) + OP1) \text{ or } 2

OP1 => 0000 \ 1101

OP2 => 0001 \ 0100

((0001 \ 0100 - 0000 \ 0100) + 0000 \ 1101) \text{ or } 0000 \ 0010

0001 \ 0100 - 0000 \ 0100 = 0001 \ 0000

0001 \ 0000 + 0000 \ 1101 = 0001 \ 1101

0001 \ 1101 \text{ or }

0000 \ 0010 = 0001 \ 1111
```

### Висновок:

На цій лабораторній роботі реалізував цифровий автомат для обчислення значення виразу та симулював його роботу.