ringworm HDL

1

Generated by Doxygen 1.8.20

1 Class Index 1

1 Class Index	1
1.1 Class List	1
2 Class Documentation	1
2.1 generate.generate Class Reference	1
2.1.1 Detailed Description	2
2.1.2 Constructor & Destructor Documentation	2
2.1.3 Member Function Documentation	2
2.2 verilogModule.verilogModule Class Reference	4
2.2.1 Detailed Description	4
2.2.2 Constructor & Destructor Documentation	4
2.2.3 Member Function Documentation	5
2.3 writeToFile.writeToFile Class Reference	8
2.3.1 Detailed Description	8
2.3.2 Constructor & Destructor Documentation	8
2.3.3 Member Function Documentation	9
Index	11

## 1 Class Index

## 1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

generate.generate	
verilogModule.verilogModule	•
writeToFile.writeToFile	

# 2 Class Documentation

## 2.1 generate.generate Class Reference

## **Public Member Functions**

- None \_\_init\_\_ (self)
- str RO\_not (self, int n, str in\_p, str out\_p, writeToFile newFile)
- str RO\_nand (self, int n, str in\_p, str out\_p, writeToFile newFile)
- str RO\_nor (self, int n, str in\_p, str out\_p, writeToFile newFile)
- str onChipMem (self, str d, str wren, str clk, str write\_addr, str read\_addr, str q, writeToFile newFile)

## **Public Attributes**

- · modules
- · inputs
- · outputs

## 2.1.1 Detailed Description

```
generate - class for generating test structures (ring oscillators)
```

#### 2.1.2 Constructor & Destructor Documentation

### 2.1.3 Member Function Documentation

```
str clk,
str write_addr,
str read_addr,
str q,
writeToFile newFile )
```

onChipMem: Generates M10K on chip memory (for DE1-SoC, may need to be tweaked depending on which FPGA board is us returns module name

```
d - input data signal (str)
wren - write enable signal (str)
clk - clock signal (str)
write_addr - write address (str)
read_addr - read address (str)
q - output (str)
newFile - writeToFile object
```

 $\textbf{2.1.3.2} \quad \textbf{RO\_nand()} \quad \texttt{str generate.generate.RO\_nand ()}$ 

```
self,
             int n,
             str in_p,
             str out_p,
             writeToFile newFile )
RO_nand: Generates a ring oscillator circuit of size n with NAND gates, where n is a positive odd integer.
Writes module to file specified, returns module name
n - number of stages in RO (int)
in_p - name of input enable port (str)
out_p - name of output clock port (str)
newFile - writeToFile object
2.1.3.3 RO_nor() str generate.generate.RO_nor (
              self,
             int n_{i}
             str in_p,
             str out_p,
             writeToFile newFile )
RO_nor: Generates a ring oscillator circuit of size n with NOR gates, where n is a positive odd integer.
Writes module to file specified, returns module name
n - number of stages in RO (int)
in_p - name of input enable port (str)
out_p - name of output clock port (str)
newFile - writeToFile object
2.1.3.4 RO_not() str generate.generate.RO_not (
              self,
             int n,
             str in_p,
             str out_p,
             writeToFile newFile )
RO_not: Generates a ring oscillator circuit of size n with NOT gates, where n is a positive odd integer.
Writes module to file specified, returns module name
n - number of stages in RO (int)
in_p - name of input enable port (str)
newFile - writeToFile object
```

The documentation for this class was generated from the following file:

C:/Users/Ivan Cheng/Desktop/git/ringwormHDL/ringwormHDL/generate.py

## 2.2 verilogModule.verilogModule Class Reference

#### **Public Member Functions**

- None init (self, str moduleName)
- str parameter (self, str newParam, int i)
- str port (self, str newPort, str dir, int w=1)
- str logic (self, str newLogic, int width=1, str synthParam="")
- str assign (self, str I, str r, int lw=0, int lwd=0, int rw=0, int rwd=0, str synthParam="")
- str notGate (self, str a, str b, str synthParam="")
- str andGate (self, str o, str a, str b, str synthParam="")
- str nandGate (self, str o, str a, str b, str synthParam="")
- str norGate (self, str o, str a, str b, str synthParam="")
- int alwaysSequential (self, dict signals={})
- int nbAssign (self, int i, str l, str r)
- int ifStatement (self, int i, str cond, str cmd)
- int elseStatement (self, int i, str cmd)

#### **Public Attributes**

- moduleName
- parameters
- · ports
- sequential
- logics
- combinational

## 2.2.1 Detailed Description

verilogModule - class for generating SystemVerilog modules

## 2.2.2 Constructor & Destructor Documentation

self.combinational - a dict of all combinational logic, where all are synthesized with the tag /\*synthesis keep\*/self.generate - a dict of all generate loops, which can contail sequential or combinational logic (this might nee

2.2.3.1 alwaysSequential() int verilogModule.verilogModule.alwaysSequential (

### 2.2.3 Member Function Documentation

```
self,
             dict signals = {} )
alwaysSequential: creates a sequential always block with input edge conditions
returns index in sequential list that all commands for this always block should be input in
signals: name of signals and "p/n" for posedge/negedge, leave empty for \star wild card (dict)
2.2.3.2 andGate() str verilogModule.verilogModule.andGate (
              self,
             str o,
             str a,
             str b,
             str synthParam = "" )
andGate: creates an AND gate with synthesis parameter
returns dict key
o - output port (str)
a - input port 1 (str)
b - input port 2 (str)
synthParam - synthesis parameter (str)
2.2.3.3 assign() str verilogModule.verilogModule.assign (
              self,
             str 1,
             str r,
             int lw = 0,
             int lwd = 0,
             int rw = 0.
             int rwd = 0,
             str synthParam = "" )
assign: takes lhs and rhs values, along with their bit widths, and creates an assign statement
default to 1 bit wire, can specify width manually
returns dict key /*synthesis keep*/, or "error" if not valid
1 - 1h WIRE ONLY (str)
r - rh wire/reg (str)
lw - left bit [_:0] (int)
lwd - right bit [7:_] (int)
rw - left bit [_:0] (int)
rwd - right bit [7:_] (int)
synthParam - synthesis parameter (str)
```

```
\textbf{2.2.3.4} \quad \textbf{elseStatement()} \quad \texttt{int verilogModule.verilogModule.elseStatement ()}
              self,
             int i,
             str cmd )
elseStatement: generates an if statement for use in a sequential always block
returns index of command in list of list
i - index of sequential always block (int)
cmd - command to execute (str)
2.2.3.5 ifStatement() int verilogModule.verilogModule.ifStatement (
              self,
             int i,
             str cond,
             str cmd )
ifStatement: generates an if statement for use in a sequential always block
returns index of command in list of list
i - index of sequential always block (int)
cond - condition for if statement (str)
cmd - command to execute if condition is true (str)
2.2.3.6 logic() str verilogModule.verilogModule.logic (
              self,
             str newLogic,
             int width = 1,
             str synthParam = "" )
logic: use to create a logic (wire/reg) "w" bits wide
returns dict key, "error" if could not add
newLogic - name (str)
width - width (int)
synthParam - synthesis parameter (str)
2.2.3.7 nandGate() str verilogModule.verilogModule.nandGate (
              self,
             str o,
             str a,
             str b,
             str synthParam = """)
nandGate: creates a NAND gate with synthesis parameter
returns dict key
o - output port (str)
a - input port 1 (str)
b - input port 2 (str)
synthParam - synthesis parameter (str)
```

```
\textbf{2.2.3.8} \quad \textbf{nbAssign()} \quad \texttt{int verilogModule.verilogModule.nbAssign ()}
              self,
             int i,
             str 1,
             str r)
nbAssign: creates non blocking assignment statement for use in sequential always blocks
for now, default to lhs bit width == rhs bit width
returns index of command in list of list
i - index of sequential always block (int)
l - lhs (str)
r - rhs (str)
2.2.3.9 norGate() str verilogModule.verilogModule.norGate (
              self,
             str o,
             str a,
             str b,
             str synthParam = "" )
norGate: creates a NOR gate with synthesis parameter
returns dict key
o - output port (str)
a - input port 1 (str)
b - input port 2 (str)
synthParam - synthesis parameter (str)
2.2.3.10 notGate() str verilogModule.verilogModule.notGate (
              self,
             str a,
             str b,
             str synthParam = "" )
notGate: creates a NOT gate with synthesis parameter
returns dict key
a - input port (str)
b - output port (str)
synthParam - synthesis parameter (str)
2.2.3.11 parameter() str verilogModule.verilogModule.parameter (
              self,
             str newParam,
             int i)
parameter: takes parameter name, value, and adds them to the module
returns dict key, "error" if could not add
newParam - name of parameter (str)
i - value of parameter (int)
```

The documentation for this class was generated from the following file:

C:/Users/Ivan Cheng/Desktop/git/ringwormHDL/ringwormHDL/verilogModule.py

## 2.3 writeToFile.writeToFile Class Reference

### **Public Member Functions**

- None init (self, str fileName)
- None writeSubModule (self, verilogModule module)
- None writeTopModule (self, verilogModule modules)

### **Public Attributes**

fileName

### 2.3.1 Detailed Description

writeToFile - class for creating/writing the generated SystemVerilog to a .sv file

### 2.3.2 Constructor & Destructor Documentation

## 2.3.3 Member Function Documentation

The documentation for this class was generated from the following file:

• C:/Users/Ivan Cheng/Desktop/git/ringwormHDL/ringwormHDL/writeToFile.py

# Index

init
generate.generate, 2 verilogModule.verilogModule, 4 writeToFile.writeToFile, 8
alwaysSequential verilogModule, 5
andGate verilogModule, 5
assign
verilogModule.verilogModule, 5
elseStatement verilogModule.verilogModule, 5
generate.generate, 1
init, 2 onChipMem, 2
RO_nand, 2 RO_nor, 3
RO_not, 3
ifStatement verilogModule.verilogModule, 6
logic verilogModule.verilogModule, 6
nandGate
verilogModule.verilogModule, 6 nbAssign
verilogModule.verilogModule, 6 norGate
verilogModule.verilogModule, 7
notGate verilogModule.verilogModule, 7
onChipMem generate.generate, 2
parameter
verilogModule.verilogModule, 7 port
verilogModule.verilogModule, 7
RO_nand generate.generate, 2
RO_nor generate.generate, 3
RO_not
generate.generate, 3
verilogModule.verilogModule, 4

```
__init___, 4
     alwaysSequential, 5
     andGate, 5
     assign, 5
     elseStatement, 5
     ifStatement, 6
     logic, 6
     nandGate, 6
     nbAssign, 6
     norGate, 7
     notGate, 7
     parameter, 7
     port, 7
writeSubModule
     writeToFile.writeToFile, 9
write To File. write To File, \textcolor{red}{8}
     __init___, 8
     writeSubModule, 9
     writeTopModule, 9
write Top Module \\
     writeToFile.writeToFile, 9
```