

EE-382M VLSI-II CMOS LEVEL SHIFTERS SPRING 2015

Gian Gerosa

EE 382M Class Notes

Foil # 1 / 32

The University of Texas at Austin

OUTLINE

- **Motivation**
- **Basic Operation**
- **Design Evolution**
- **Designing for Collapsible Power Grids
with FIREWALLs**
- **Multi-stage Design for High Voltage**
- **Conclusion**


EE 382M Class Notes

Foil # 2 / 32

The University of Texas at Austin

MOTIVATION

SoC integration of many unrelated functions in their own power 'islands'.




Rumi Zahir, HOT CHIPS #24, Aug. 2012


MOTIVATION – cnt'd

- On-die voltage regulation leading to power 'islands' that can have different voltage levels.
- Power management that shuts functional units off.
- Voltage-Frequency pairs; CPU's can be run in several operating points where its power supply is adjusted to reduce power:
 - lowest frequency: 100 - 600MHz
 - medium frequency: 700 - 1500MHz
 - burst frequency: 1600 - 2500MHz
- OFF chip drivers have to support various voltage levels whereas the controller logic is powered by a lower voltage :
 - LPDDR: 1.25V
 - MIPI-display: 1.25V regulated to 0.4V differential
 - HDMI-display 3.3V
 - SD cards: 2.85V
 - GPIO: 1.25V and 1.80V

BASIC OPERATION #1





BASIC OPERATION #2



- Will this work? Assume $V_{low} = 0.8V$ and $V_{hi} = 1.2V$.
- What can you say about inverters A and B, nor-gate C, nand-gate D?
- Even if you can size the gates to work correctly, what can you say about V_{hi} power?
- What if $V_{low}=1.2V$ and $V_{hi}=0.8V$? Is this ok?

NO LEVEL SHIFTER between 2 inverters





EE 382M Class Notes

Foil # 7 / 32

The University of Texas at Austin

DESIGN #1a



ASSYMETRICAL LATENCY:



Note that the high-to-low delay is higher.

EE 382M Class Notes

Foil # 8 / 32


The University of Texas at Austin

DESIGN #1b




Asymmetrical delay is solved while keeping the delay to 2 inversions.

DESIGN #1c



Improves the low-to-high transition by partially turning off Q1.

DIFFERENTIAL DESIGNS –part 1-




EE 382M Class Notes

Foil # 11 / 32

The University of Texas at Austin

DIFFERENTIAL DESIGN –part 2-




EE 382M Class Notes


Foil # 12 / 32

The University of Texas at Austin

RE-ARRANGING leads to DESIGN #2




DESIGN #2




DESIGN #3: state is preserved in V_{hi}


Add full back-to-back inverters for highest NOISE immunity at the expense of increased write-current and time to flip the latch. In addition, if the V_{low} power is removed, the state is preserved by the V_{hi} powered latch.



DESIGN #4a: Improving write speed




DESIGN #4b: Improving write speed




- Is the state stored in the **V_hi** JAM latch preserved if **V_low** is removed?
- Is this a better design compared to #4a?

DESIGN #5: Preserving State




*Expect this design to slow down, why?
How can you make this design faster?*

DESIGN #6: Preserving State




Performance Comparison




ADDING a FIREWALL

- All prior designs assumed that neither V_{low} nor V_{hi} are powered down.
- What if V_{low} is power-gated and V_{hi} remains powered up?
- What happens to the outputs of the V_{low} powered (blue) logic?
- Will the state of the V_{hi} logic be preserved (even if it remains powered up)?

ADDING a FIREWALL



ISOLATING V_{low} from V_{hi} (what for?)




EE 382M Class Notes

Foil # 23 / 32

The University of Texas at Austin

FIREWALL –drives a *low* when disabled-




EE 382M Class Notes

Foil # 24 / 32

The University of Texas at Austin

FIREWALL –drives a *high* when disabled-




EE 382M Class Notes

Foil # 25 / 32

The University of Texas at Austin

WHAT ABOUT MUCH HIGHER V_{hi} ?




EE 382M Class Notes

Foil # 26 / 32


The University of Texas at Austin

Multi-Stage Design


- The V_{hi} and V_{mid} transistors need to be able to 'handle' the higher voltage (1.80V in this case).
- Nodes D and C cannot exceed the maximum voltage that the V_{low} powered transistors can tolerate.




Multi-Stage Level Shifter Performance



What About Supplies Higher Than Vmax?



What About Supplies Higher Than Vmax?



SUMMARY

- Modern day mobile SoC designs contain many functions (CPU, Graphics, Memory controllers, DDR IO, Display controllers, HDMI, MIPI, Video Processing, standard voltage off-chip transceivers, etc.) which are powered by different voltages and may be power-gated to globally optimize battery life.
- Voltage level shifters are used at the IO interfaces of these functional blocks powered by different voltage levels.
- Fire-Walling is required to preserve state of those functional blocks that remain powered-up; short-circuit current reduction needs it as well (blocks X-propagation).
- Reducing level shifter latency is critical for high performance circuits.

REFERENCES

1. Rumi Zahir, 'Medfield Smartphone SoC Intel Atom Z2460 Processor', HOT CHIPS #24, August 2012.
2. Kerry Bernstein et. al., 'High Speed CMOS Design Styles', Kluwer Academic Publishers, 1999, pp. 230-233.
3. Chandrakasan, Bowhill, Fox, 'Design of High Performance Microprocessor Circuits', IEEE Press. P. 384.
4. S.H. Kulkarni and D. Sylvester, 'Fast and Energy-Efficient Asynchronous Level Converters for Multi-VDD Design', IEEE SoC Conference, 2003, pp. 169-172.
5. S. Hsu, A. Agarwal, M. Anders, S. Mathew, H. Kaul, F. Sheikh, R. Krishnamurthy, "A 280mV-to-1.1V 256b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22nm CMOS," 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.178-180, 19-23 Feb. 2012.