

LAB:14


From the Boolean functions given below (Choose one, Sr# = Group#), present the Truth table and design schematics of static CMOS gates. Draw the logic graph and find common Euler Paths for pull-up and pull-down network. Sketch the corresponding stick diagram. Follow the complete design flow pattern as covered in Lab # 13.

NOTES:



- Draw static CMOS logic circuits that implement the given functions. For an N input gate, there should be $2N$ number of transistors in the circuits.
- Draw Euler graphs for the circuits drawn in part A. Thus, derive Euler paths to determine the right input order and draw stick diagrams accordingly.

Note: (Use multiple color markers for stick diagrams. For consistency, following color markers are recommended for all problems: **N+ active: green**, **P+ active: Brown**, **Poly: Red**, **Metal: Blue**, **VIA/Contacts: Black**, **N-Well: Yellow**)



12. $g = \overline{a \cdot (b + c)} + d$



SCHEMATIC:



LAYOUT:



Design Rule Check (DRC)

```
Checking cell 'OEL_14{lay}'  
No errors/warnings found  
0 errors and 0 warnings found (took 0.199 secs)
```

Layout vs schematic analysis (NCC)

```
exports match, topologies match, sizes match in 0.086 seconds.  
Summary for all cells: exports match, topologies match, sizes match  
NCC command completed in: 0.102 seconds.
```

Sr#	Without Sizing		With Sizing	
	t _{pLH}	t _{pHL}	t _{pLH}	t _{pHL}
1.	t _{plh} =2.51386136178e-07	t _{p_{hl}} =2.6949056936e-07		
2.			t _{plh} =2.52242137734e-07	t _{p_{hl}} =2.71039164452e-07