

Build a circuit that takes the multi-bit input (din) and shifts the input value's least significant bit (rightmost bit) to the single-bit output (dout) one bit at a time. The circuit should begin shifting the input's least significant bit when the input enable signal (din_en) goes high. In other words, the input enable signal going high indicates that this circuit should start shifting the current input signal from its least significant bit, regardless of which bits the circuit has already shifted. If all the input's bits have been shifted to the output so that there are no more bits to shift, the output must output 0. When reset (resetsn) is active, the input value that is being shifted is treated as 0. Even when reset goes back to being inactive, the input value will still be treated as 0, unless the input enable signal makes the circuit begin shifting from the input again.

Input and Output Signals

- clk - Clock signal
- resetsn - Synchronous reset-low signal
- din - Input signal
- din_en - Enable signal for input data
- dout - Output signal

Output signals during reset

- dout - 0 when resetsn is active