

KGP_RISC Processor design DOCUMENTATION

Group – 64

Group Members:

1. Jatoth charan sai – 19CS10035
2. Tirupati Suguna Bhaskar – 19CS10063

Instruction Format

- Instruction set is divided into 3 types
 1. R – type
 2. Immediate – type
 3. Branch – type(i,ii)

R-type:

Instruction Format

OP-code	Register-1(<i>rs</i>)	Register-2(<i>rt</i>)	Shift-amount (<i>sh</i>)	N/A XXXXX	Function
[31:26]	[25:21]	[20:16]	[15:11]	[10:6]	[5:0]

OP-codes and function codes

Instruction	Action	OP-code[31:26]	Reg-1[25:21]	Reg-2[20:16]	Shift(<i>sh</i>) [15:11]	Function
<i>add rs rt</i>	$rs \leftarrow rs + rt$	000000	<i>rs</i>	<i>rt</i>	N/A	000000
<i>comp rs rt</i>	$rs \leftarrow 2's\ complement(rt)$	000000	<i>rs</i>	<i>rt</i>	N/A	000001
<i>and rs rt</i>	$rs \leftarrow rs \& rt$	000000	<i>rs</i>	<i>rt</i>	N/A	000010
<i>xor rs rt</i>	$rs \leftarrow rs \wedge rt$	000000	<i>rs</i>	<i>rt</i>	N/A	000011
<i>shll rs sh</i>	$rs \leftarrow rs \ll sh$	000001	<i>rs</i>	N/A	<i>sh</i>	000100
<i>shrl rs sh</i>	$rs \leftarrow rs \gg sh$	000001	<i>rs</i>	N/A	<i>sh</i>	000101
<i>shllv rs rt</i>	$rs \leftarrow rs \ll rt$	000000	<i>rs</i>	<i>rt</i>	N/A	000100
<i>shrlv rs rt</i>	$rs \leftarrow rs \gg rt$	000000	<i>rs</i>	<i>rt</i>	N/A	000101
<i>shra rs sh</i>	$rs \leftarrow rs\ (ARS)\ sh$	000001	<i>rs</i>	N/A	<i>sh</i>	000110
<i>shrav rs rt</i>	$rs \leftarrow rs\ (ARS)\ rt$	000000	<i>rs</i>	<i>rt</i>	N/A	000110

NOTE: (*ARS*) $\leftarrow \ggg \leftarrow$ Arithmetic right shift

Immediate – type:

Instruction Format

OP-code	Register-1(<i>rs</i>)	Register-2(<i>rt</i>)	Immediate value
[31:26]	[25:21]	[20:16]	[15:0]

OP-codes and function codes

Instruction	Action	OP-code[31:26]	Reg-1[25:21]	Reg-2[20:16]	Imm[15:0]
<i>addi rs imm</i>	$rs \leftarrow rs + imm$	100010	<i>rs</i>	N/A	<i>imm</i>
<i>compi rs imm</i>	$rs \leftarrow 2's\ complement(imm)$	100011	<i>rs</i>	N/A	<i>imm</i>
<i>lw rt imm(rs)</i>	$rt \leftarrow MEM[imm + rs]$	100100	<i>rs</i>	<i>rt</i>	<i>imm</i>
<i>sw rt imm(rs)</i>	$MEM[imm + rs] \leftarrow rt$	100101	<i>rs</i>	<i>rt</i>	<i>imm</i>

NOTE: MEM \leftarrow memory

Branch – type:

Instruction Format

i.

OP-code	Register-1(rs)	Address
[31:26]	[25:21]	[20:0]

ii.

OP-code	Address
[31:26]	[25:0]

OP-codes and function codes

Instruction	Action	OP-code[31:26]	Reg[25:21]	Address[20:0]
i.				
<i>br rs</i>	<i>goto (rs)</i>	010001	<i>rs</i>	<i>N/A</i>
<i>bltz rs L</i>	<i>if(rs) < 0 goto L</i>	010010	<i>rs</i>	<i>L</i>
<i>bz rs L</i>	<i>if(rs) = 0 goto L</i>	010011	<i>rs</i>	<i>L</i>
<i>bnz rs L</i>	<i>if(rs) ≠ 0 goto L</i>	010100	<i>rs</i>	<i>L</i>
ii.(jump)				Address[25:0]
<i>b L</i>	<i>goto L</i>	010000		<i>L</i>
<i>bl L</i>	<i>goto L; 31 ← (PC) + 4</i>	010101		<i>L</i>
<i>bcy L</i>	<i>goto L if Carry = 1</i>	010110		<i>L</i>
<i>bncy L</i>	<i>goto L if Caray = 0</i>	010111		<i>L</i>

NOTE: PC ← program counter

❖ Architecture for ALU block:





fig: CPU design architecture

Control Signals:



1. **Variable:** signal is to {read value }/{shift amount (for *shll, shrl, shra*)} to register.
2. **Regwrite:** enables if any result is to be stored in register
3. **Writememo:** enables if any value is to be written into the memory
4. **Mem2reg:** enables if *lw* instruction is encountered
5. **ALUsrc:** enables if instruction type is immediate-type (*addi/compi/lw/sw*)
6. **readMemo:** enables if any data is to be read from memory
7. **ALUop:** 4-bit control signals for ALU control
8. **UCbranch:** for branch instructions which have address of size 21 bits
9. **Branch:** for branch instruction's which has address of size 21 turn it will be enabled
10. **Jump:** for branch instruction's which has address of size 16 turn it will be enabled
11. **b:** this control signal is from ALU which ensures branch condition is satisfied or not.
12. **wreg:** it will enable if load word instruction is given so that value will be loaded into the rs register.
13. **blreturn:** it enables when there is a *goto register* instruction is given.

Control signals and data path

1. R-type instructions

a. OP-codes → 000000

Instruction	function	variable	Regwrite	writememo	wreg	blreturn	Mem2reg	ALUsrc	readMemo	ALUop	UC – branch	branch
<i>add</i>	000000	1	1	0	0	0	0	0	0	0000	0	0
<i>comp</i>	000001	1	1	0	0	0	0	0	0	0001	0	0
<i>and</i>	000010	1	1	0	0	0	0	0	0	0010	0	0
<i>xor</i>	000011	1	1	0	0	0	0	0	0	0011	0	0
<i>shllv</i>	000100	1	1	0	0	0	0	0	0	0100	0	0
<i>shrlv</i>	000101	1	1	0	0	0	0	0	0	0101	0	0
<i>shrav</i>	000110	1	1	0	0	0	0	0	0	0110	0	0

Data path:

⇒ Read instructions → read register's 1,2 → control output → input data 1,2 in ALU → output of ALU → write ALU result in desired register.

b. Op-codes → 000001

Instruction	function	variable	Regwrite	writememo	wreg	blreturn	Mem2reg	ALUsrc	readMemo	ALUop	UC – branch	branch
<i>shll</i>	000100	0	1	0	0	0	0	0	0	0100	0	0
<i>shrl</i>	000101	0	1	0	0	0	0	0	0	0101	0	0
<i>shra</i>	000110	0	1	0	0	0	0	0	0	0110	0	0

Data path:

⇒ Read instructions → read register and shamt → control signals output → input data 1,2 in ALU → output of ALU → write ALU result in desired register.

2. Immediate-type instructions

a.

instrc	opcode	variable	Regwrite	writememo	wreg	blreturn	Mem2reg	ALUsrc	readMemo	ALUop	UC – branch	branch
<i>addi</i>	100010	<i>X</i>	1	0	0	0	0	1	0	0000	0	0
<i>compi</i>	100011	<i>X</i>	1	0	0	0	0	1	0	0001	0	0

Data path:

⇒ Read instructions → read register 1 → control signals output → immediate sign extension → data 1,2 input in ALU unit → output of ALU → write ALU result in desired register.

b.

instrc	opcode	variable	Regwrite	writememo	wreg	blreturn	Mem2reg	ALUsrc	readMemo	ALUop	UC – branch	branch	Jump
<i>sw</i>	100100	1	0	1	0	0	0	1	0	0000	0	0	0
<i>lw</i>	100101	1	1	0	1	0	0	1	1	0000	0	0	0

Data path:

1. For load word.

⇒ Read instructions → control signals output → read register 1,2 → immediate sign extension → data 1,2 input in ALU unit → output of ALU → memory read(*lw*) from memory of address ALUresult → write value from memory in desired register.

2. For store word.

⇒ Read instructions → control signals output → read register 1,2 → immediate sign extension → data 1,2 input in ALU unit → output of ALU → write read data 2 in ALUresult address in memory.

3. Branch instructions:

a.

instrc	opcode	variable	Regwrite	writememo	wreg	blreturn	Mem2reg	ALUsrc	read – Memo	ALUop	UC – branch	branch	Jump
<i>br</i>	010001	<i>X</i>	0	0	<i>X</i>	1	0	<i>X</i>	0	0100	<i>X</i>	0	1

<i>bltz</i>	01001 0	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0101	1	1	0
<i>bz</i>	01001 1	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0110	1	1	0
<i>bnz</i>	01010 0	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0111	1	1	0

instuc	<i>b</i> (signal from ALU)
<i>br</i>	1
<i>bltz</i>	1 if $rs < 0$ else 0
<i>bz</i>	1 if $rs = 0$ else 0
<i>bnz</i>	1 if $rs \neq 0$ else 0

Data path:

⇒ Read instructions → control signals → read register1 → immediate sign extension → input data1 in ALU → signal *b* → PC update.

b.

instrc	opcode	variable	Regwrite	writememo	wreg	blreturn	Mem2reg	ALUsrc	read – Memo	ALUop	UC – branch	branch	Jump
<i>b</i>	010000	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0000	<i>X</i>	0	1
<i>bl</i>	010101	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0001	<i>X</i>	0	1
<i>bcy</i>	010110	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0010	<i>X</i>	0	1
<i>bncy</i>	010111	<i>X</i>	0	0	<i>X</i>	0	0	<i>X</i>	0	0011	<i>X</i>	0	1

instuc	<i>b</i> (signal from ALU)
<i>b</i>	1
<i>bl</i>	1
<i>bcy</i>	1 if Carry = 0 else 0
<i>bncy</i>	1 if Carry ≠ 0 else 0

Data path:

⇒ Read instructions → control signals → 25 to 26 bit instruction → place remaining bits form PC+4 → input data1,2 in ALU → signal *b* → PC update.

⇒ Registers Address:

```
# registers
regs = {
    "$z0": "00000",
    "$at" : "00001",
    "$v0" : "00010",
    "$v1" : "00011",
    "$a0" : "00100",
    "$a1" : "00101",
    "$a2" : "00110",
    "$a3" : "00111",
    "$t0" : "01000",
    "$t1" : "01001",
    "$t2" : "01010",
    "$t3" : "01011",
    "$t4" : "01100",
    "$t5" : "01101",
```

```


"$t6" : "01110",
"$t7" : "01111",
"$s0" : "10000",
"$s1" : "10001",
"$s2" : "10010",
"$s3" : "10011",
"$s4" : "10100",
"$s5" : "10101",
"$s6" : "10110",
"$s7" : "10111",
"$t8" : "11000",
"$t9" : "11001",
"$k0" : "11010",
"$k1" : "11011",
"$gp" : "11100",
"$fp" : "11101",
"$sp" : "11110",
"$ra" : "11111"}

```

⇒ Output for Given instructions:

1. GCD instructions were given

- 1st 2 inputs from data are taken and calculated gcd is stored in 3rd memory block.
- Eg: GCD of 14,12 is 2 which is stored in mem[2] whose initial value is 12.



Assumptions and Other Points to Be Noted:

- Block RAMs have a peculiar issue that they have significant delay in fetching data (around #1 clock time) from the RAM. Hence, we have divided the input clock into two parts, a slower one and a faster one. The faster one is eight times faster and is used to fetch data from Block RAM whereas the slower one is used for other modules.
- Block RAMs have addresses as 0, 1, 2, Hence, we have used PC+1 instead of PC+4.

Note : 1. Register file : Don't use high level code, Use 32 * 32 one bit input mux's . Don't compare entire 32 bit register addresses.