
## UART-FIFO 설계 및 검증




## UART\_FIFO


## UART 구조




## FIFO 구조




## UART\_FIFO 구조




## Testbench 구조





## **Testbench ASM (Gen / Drv)**






### **Testbench ASM (Mon / Scb)**







#### **Testbench Result**



#### **Testbench Result**




## Testbench Rx\_Tx Connect



# 결 론


## **Trouble Shooting 1**



Generator → Driver → Moniter → Scoreboard → Gen....

Evevt 제어 시 모든 출력이 끝나야 다시 입력을 받는 상황이 발생

## **Trouble Shooting 1**



Event 제어 대신 Clk 제어를 통해 출력 중에도 입력을 받도록 조절 #(TICK \* 10) Delay

➡ Pipeline 구조의 시뮬레이션 환경을 구성

## **Trouble Shooting 2**

Send\_Data랑 Receive\_Data가 맞지 않는 현상 발생

➡ Gen2Scb mailbox를 생성하여 입력 데이터를 따로 저장해 비교함

```
10416015000 : [GEN] : iSend_Data = 64, oReceive_Data = 0
        10416015000 : [DRV] : iSend_Data = 64, oReceive_Data = 0
Send Done!!
        11353485000 : [MON] : iSend_Data = 0, oReceive_Data = 64
        <u> 11353485000 : [SCB] : iSend Data =  0. oReceive Data = 64</u>
Data Receive Success!!
Send Data = 64, Receive Data = 64
Count =
______
====== Test Report =======
        Total Test :
         Pass Test: 10
         Fail Test :
        Testbench Finish
```