AC6354B Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.2

Date: 2024.03.06

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AC6354B Features

CPU

- 32-bit DSP supports hardware Float Point Unit(FPU)
- Up to 240MHz programmable processor
- 64 Vectored interrupts
- 4 Levels interrupt priority

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codecs supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Acoustic echo cancellation/suppression (AEC,AES)
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 30-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, SNR >= 92dB
- Three channels 16-bit ADC, SNR >= 90dB
- Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- One analog MIC amplifier, build-in MIC bias generator
- Supports two PDM digital MIC inputs
- three channels Stereo analog MUX
- Supports cap-less, single-ended, and differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

Bluetooth

- Compliant with BluetoothV5.4+BR+EDR+BLE specification
- Meet class1 class2 and class3 transmitting

- power requirement
- Support GFSK and π/4 DQPSK all packet types
- Provides +6dbm transmitting power
- receiver with -90dBm sensitivity
- Fast AGC for enhanced dynamic range
- Supports a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap\ gatt\rfcomm\sdp\l2cap profile

Peripherals

- One full speed USB 2.0 OTG controller
- Two PCM/IIS for external digital Audio code, supports host and device mode
- Four multi-function 16-bit timers, support capture and PWM mode
- Three 16-bit PWM generator for motor driving
- Three full-duplex basic UART, UART0 and UART1 supports DMA mode
- Three SPI interface supports host and device mode
- Two SD Card Host controller
- One hardware IIC interface supports host and device mode
- Four SPDIF receiving interface without analog amplify
- Supports HDMI ARC (Audio Return Channel) receiving
- Segment LCD panels
- Digital matrix LED panels
- Built-in Cap Sense Key controller
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs

PMU

- Low voltage LDO for internal digital and analog circuit supply
- 3uA current consumption in the soft-off mode
- Built-in LDO for the core, I/O, Bluetooth and flash

2

Confidential

- Built-in Li-Ion battery charger with up to 200mA charger current capability
- VBAT is 2.2V to 5.5V
- VDDIO is 2.2V to 3.6V

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

Applications

Bluetooth Keyboard

Packages

QFN52(6mm*6mm)

1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AC6354B QFN52 Package Diagram

1.2 Pin Description

Table 1-1 AC6354B_QFN52 Pin Description

PIN	Name	I/O	Drive	Function	Other Function
NO.	rvame	Туре	(mA)	Function	Other Function
					SD1CMDB: SD1 Command(B);
				CDIO	SD0DAT2B: SD1 Data2(B);
,	DD 5	1/0	,	GPIO	PWM3: Timer3 PWM Output;
1	PB5	I/O	/	(High Voltage	CAP1: Timer1 Capture;
				Resistance)	UART0TXC: Uart0 Data Out(C);
				A y	UARTORXC: Uarto Data In(C);
				1	SD1DAT0B: SD1 Data0(B);
					SD0DAT3B: SD0 Data3(B);
					IIC_SCL_C: IIC SCL(C);
2	PB4	I/O	24/8	GPIO	ADC7: ADC Input Channel 7;
					UART0TXB: Uart0 Data Out(B);
					LVD: Low Voltage Detect Input;
					PWMCH2H: Motor PWM Channel2 (H);
3	LDO_IN	P	/		Battery Charger Power In
4	VBAT	P	/		Power Supply
5	VDDIO	P	/		IO Power 3.3V
6	PR1	I/O	8	GPIO	OSCO_32K: 32KHz OSC Out
7	PR0	I/O	8	GPIO	OSCI_32K: 32KHz OSC In
0	DD2	I/O	24/0	CDIO	PWM2: Timer2 PWM Output;
8	PB3	I/O	24/8	GPIO	ADC6: ADC Input Channel 6;
1			34	GPIO	
9	PB2	I/O	8	(High Voltage	PWMCH1L: Motor PWM Channel1 (L);
				Resistance)	
_ <				GPIO	Long Press Reset;
10	PB1	I/O	24/8	(pull up)	ADC5: ADC Input Channel 5;
	>			(Pull up)	UART1RXA: Uart1 Data In(A);
11	DVDD	P	/		Core Power 1.2V
12	BTAVDD	P	/		BT Power
13	BTRF	/	/		BT Antenna
14	BTOSCI	I	/		BT OSC In
15	BTOSCO	О	/		BT OSC Out

						
					SD1CLKA: SD1 Clock(A);	
					SPI1DOB: SPI1 Data Out(B);	
					UART2RXD: Uart2 Data In(D);	
16	PC5	I/O	24/8	GPIO	IIC_SDA_B: IIC SDA(B);	
					ADC13: ADC Input Channel 13;	
					Touch15: Touch Input Channel 15;	
		la la			PWMCH5L: Motor PWM Channel5(L);	
					SD1CMDA: SD1 Command(A);	
		1			SPI1CLKB: SPI1 Clock(B);	
					UART2TXD: Uart2 Data Out(D);	
17	PC4	I/O	24/8	GPIO	IIC SCL B: IIC SCL(B);	
					ADC10: ADC Input Channel 10;	
					Touch14: Touch Input Channel 14;	
					PWMCH5H: Motor PWM Channel5(H);	
					SD1DAT0A: SD1 Data0(A);	
18	PC3	I/O	24/8	GPIO	SPI1DIB: SPI1 Data In(B); ALNK1 DAT1;	
10	rc3	1/0	24/6	GFIO	Touch13: Touch Input Channel 13;	
10	DC2	1/0	24/0	CNIC	SD1DAT1A: SD1 Data1(A); ALNK1_DAT0:	
19	PC2	I/O	24/8	GPIO	Touch12: Touch Input Channel 12;	
					FPIN5: Motor Auto-Stop Protective Pin5;	
20	PA15	I/O	24/8	GPIO	CAP2: Timer2 Capture;	
			1		SD1DAT2A: SD1 Data2(A);	
21	PC1	I/O	24/8	GPIO	Touch11: Touch Input Channel 11;	
21	101	1/0	24/0	GHO	UART1RXB: Uart1 Data In(B);	
					FPIN4: Motor Auto-Stop Protective Pin4;	
22	PA14	I/O	24/8	GPIO	FPIN0: Motor Auto-Stop Protective Pin0;	
		A			SD1DAT3A: SD1 Data3(A);	
22	P.CO	1/0	24/0	CDIO	Touch10: Touch Input Channel 10;	
23	PC0	I/O	24/8	GPIO	UART1TXB: Uart1 Data Out(B);	
V					FPIN3: Motor Auto-Stop Protective Pin3;	
24	PA13	I/O	24/8	GPIO		
		200			PWM1: Timer1 PWM Output;	
25	PA12	I/O	24/8	GPIO	ADC4: ADC Input Channel 4;	
					UART0RXD: Uart0 Data In(D);	
26	PA11	I/O	24/8	GPIO	UART0TXD: Uart0 Data Out(D);	
				USB Negative	UART1RXD: Uart1 Data In(D);	
27	USBDM	I/O	4	Data	SPI2DOB: SPI2 Data Out(B);	
	ODDDIVI	10		(pull down)	IIC_SDA_A: IIC SDA(A);	
				(puii dowii)		
				LICD Docition Dec	UART1TXD: Uart1 Data Out(D);	
28	USBDP	I/O	4	USB Positive Data	SPI2CLKB: SPI2 Clock(B);	
				(pull down)	IIC_SCL_A: IIC SCL(A);	
					ADC12: ADC Input Channel 12;	

6

		SD0CLKA: SD0 Clock(A); ADC3: ADC Input Channel 3;
		TMR1: Timer1 Clock Input;
29 PA10 I/O 24/8	GPIO	Touch9: Touch Input Channel 9;
		UART2RXB: Uart2 Data In(B);
		PWMCH4L: Motor PWM Channel4(L);
		SD0CMA: SD0 Command(A);
		Touch8: Touch Input Channel 8;
30 PA9 I/O 24/8 0	GPIO	UART2TXB: Uart2 Data Out(B);
		PWMCH4H: Motor PWM Channel4(H);
	N .	SD0DAT3A: SD0 Data3(A);
31 PA8 I/O 24/8 0	GPIO	FPIN2: Motor Auto-Stop Protective Pin2;
		SD0DAT2A: SD0 Data2(A);
32 PA7 I/O 24/8 G	GPIO	TMR0: Timer0 Clock Input;
32 11A7 110 24/0	GI IO	Touch7: Touch Input Channel 7;
		SD0DAT1A: SD0 Data1(A);
		ADC2: ADC Input Channel 2;
33 PA6 I/O 24/8	GPIO	IIC SDA D: IIC SDA(D);
33 FA0 1/O 24/8	GFIO	Touch6: Touch Input Channel 6;
	7.7	UARTORXA: Uarto Data In(A);
		SD0DAT0A: SD0 Data0(A);
	- V A	ADC1: ADC Input Channel 1;
34 PA5 I/O 24/8 0	GPIO	IIC_SCL_D: IIC SCL(D);
		Touch5: Touch Input Channel 5; PWM0: Timer0 PWM Output;
		UARTOTXA: Uarto Data Out(A);
25 PAA 1/0 24/9	CNIO	
35 PA4 I/O 24/8 (GPIO	Touch4: Touch Input Channel 4;
36 PA3 I/O 24/8	GPIO	Touch3: Touch Input Channel 3;
		UART2RXA: Uart2 Data In(A);
		Touch2: Touch Input Channel 2;
37 PA2 I/O 24/8	GPIO	UART2TXA: Uart2 Data Out(A);
		CAP3: Timer3 Capture;
		Touch1: Touch Input Channel 1;
38 PA1 I/O 24/8	GPIO	ADC0: ADC Input Channel 0;
1 30 1/A1 1/O 24/6 1		
30 JAI 1/0 24/8		UART1RXC: Uart1 Data In(C);
1/O 24/8		PWMCH0L: Motor PWM Channel0(L);
1/O 24/8		PWMCH0L: Motor PWM Channel0(L); Touch0: Touch Input Channel 0;
	GPIO	PWMCH0L: Motor PWM Channel0(L); Touch0: Touch Input Channel 0; CLKOUT0:
	GPIO	PWMCH0L: Motor PWM Channel0(L); Touch0: Touch Input Channel 0; CLKOUT0: UART1TXC: Uart1 Data Out(C);
39 PA0 I/O 24/8 (PWMCH0L: Motor PWM Channel0(L); Touch0: Touch Input Channel 0; CLKOUT0:
39 PA0 I/O 24/8 0 40 PC7 I/O /	GPIO GPIO	PWMCH0L: Motor PWM Channel0(L); Touch0: Touch Input Channel 0; CLKOUT0: UART1TXC: Uart1 Data Out(C);

7

42	AGND	P	,	Ground for audio DAC	
42	AGND	Р	/	logic	
43	VCOM			DAC Reference	
4.4	D A CIVIDID			Power for audio DAC	
44	DACVDD			logic	
45	DACL	О	/	DAC Left Channel	
46	DACR	О	/	DAC Right Channel	
47	PB11	I/O	/	GPIO	SDPG:SDC Power Gate;
					SD0CMB: SD0 Command(B);
	1	1			SPI2DOA: SPI2 Data Out(A);
48	PB10	I/O	24/8	GPIO	SD1DAT3B: SD1 Data3(B);
48	PBIU	1/0	24/8	GPIO	ADC9: ADC Input Channel 9;
					UART2RXC: Uart2 Data In(C);
				A	PWMCH3L: Motor PWM Channel3(L);
					SD0 Clock(B);
			/	/ /	SPI2CLKA: SPI2 Clk(A);
			_ A		SD1DAT2B: SD1 Data2(B);
49	PB9	I/O	24/8	GPIO	CAP0: Timer0 Capture;
			1	y /	UART2TXC: Uart2 Data Out(C);
					PWMCH3H: Motor PWM Channel3(H);
				7/	SD0DAT0B: SD0 Data0(B);
					SPI2_DIA: SPI2 Data In(A);
50	PB8	I/O	24/8	GPIO	SD1DAT1B: SD1 Data1(B);
					ADC8: ADC Input Channel 8;
					CLKOUT1: Clk Out1;
51	PB7	I/O	24/8	GPIO	
				7 /	SD1CLKB: SD1 Clock(B);
				/- /	SD0DAT1B: SD0 Data1(B);
	ND.	1/0	2410	GN/O	IIC_SDA_C: IIC SDA(C);
52	PB6	I/O	24/8	GPIO	TMR3: Timer3 Clock Input;
					UART0RXB: Uart0 Data In(B);
4					PWMCH2L: Motor PWM Channel2 (L);
1	Substrate	GND	-	Substrate	
	Substrate	GND	-	Substrate	PWMCH2L: Motor PWM Channel2 (L);

2, Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Operating Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
LDO_IN	Charger Voltage	-0.3	6	V
V _{3.3IO}	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.5	V	
LDO_IN	Charger Voltage	4.5	5.0	5.5	V	
$V_{3.3}$	Voltage output	2.2	3.0	3.4	V	VBAT = 3.7V, 100mA loading
V _{BT_AVDD}	Voltage output	1.2	1.25	1.35	V	VBAT=3.7V, 100mA loading
I _{L3.3}	Loading current	_	_ /	150	mA	VBAT = 3.7V

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input ch	aracteristics					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Low-Level Input Voltage	-0.3	_	0.3* VDDIO	V	VDDIO = 3.0V
$V_{ m IH}$	High-Level Input Voltage	0.7* VDDIO	_	VDDIO+0.3	V	VDDIO = 3.0V
IO output c	haracteristics					
V _{OL}	Low-Level Output Voltage	-	-	0.33	V	VDDIO = 3.0V
V _{OH}	High-Level Output Voltage	2.7	_	_	V	VDDIO = 3.0V

2.4 Internal Resistor Characteristics

Table 2-4

Port		General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PB: PB(0~PA15 PB1, 3, PB4, 5~PB10 0~PC5	8mA	24mA	10K	10K	1、PB1 default pull up 2、USBDM & USBDP
PB11 PC7	Output0 Output1	8mA	24mA 64mA	10K	10K	default pull down 3、PB0, PB2, PB5 can pull-up resistance to 5V
PB0,	PB2, PB5	8mA	_	10K	10K	4 internal pull-up/pull-down
PR	0-PR1	8mA	_	10K	10K	resistance accuracy ±20%
USBDP		4mA	_	1.5K	15K	±2070
US	SBDM	4mA	_	180 K	15K	

2.5 DAC Characteristics

Table 2-5

Parameter	Min	Тур	Max	Unit	Test Conditions
Frequency Response	20	/ /-	20K	Hz	
THD+N	_	-75	_	dB	1KHz/0dB
S/N	_	92	_	dB	10Kohm loading
Crosstalk	_ /	-80	_	dB	With A-Weighted Filter
Output Swing	_3/4	1	-	Vrms	
					1KHz/-60dB
Dynamic Range	_ /	90	_	dB	10Kohm loading
					With A-Weighted Filter
DAC Output Power	11	_	_	mW	32ohm loading

2.6 ADC Characteristics

Table 2-6

Parameter	Min	Тур	Max	Unit	Test Conditions
Dynamic Range	_	80	-	dB	1KHz/-60dB
S/N	_	90	91	dB	
THD+N	_	-70	_	dB	1KHz/-60dB
Crosstalk	_	-80	_	dB	

2.7 BT Characteristics

2.7.1 Transmitter

Basic Rate

Table 2-7

Paramete	r	Min	Тур	Max	Unit	Test Conditions
RF Transmit F	ower	-	4	6	dBm	
RF Power Contro	ol Range	-	20	-	dB	25°C,
20dB Bandw	20dB Bandwidth		950	-	KHz	Power Supply
In-band spurious	$F=F_0\pm 1MHz$	-	-20	/-/-	dBm	VBAT=3.7V
Emissions	$F=F_0\pm 2MHz$	-	-45	1-	dBm	2441MHz
(BQB Test Mode	$F=F_0\pm 3MHz$	-	-35	-	dBm	DH5
RF_Tx Power=4dBm)	$F=F_0\pm>3MHz$	-	-45	-	dBm	

Enhanced Data Rate

Table 2-8

Paramete	Parameter			Max	Unit	Test Conditions
Relative Po	wer	-	-1	-	dB	
π/4 DOPSK	DEVM RMS	-	4	-	%	25°C,
	DEVM 99%	- y	10	- /	%	Power Supply
Modulation Accuracy	DEVM Peak	- /	7	- Y	%	
In-band spurious	F=F ₀ ±1MHz	-	-4	- //	dBm	VBAT=3.7V
Emissions	F=F ₀ ±2MHz	7/	-30	7	dBm	2441MHz
(BQB Test Mode	F=F ₀ ±3MHz	7-	-30	1	dBm	2DH5
RF_Tx Power=4dBm)	$F=F_0\pm>3MHz$	7 -	-37	-	dBm	

2.7.2 Receiver

Basic Rate

Table 2-9

Paramete	Min	Тур	Max	Unit	Test Conditions	
Sensitivit	-	-89	-	dBm		
Co-channel Interference Rejection		-	7	-	dB	25°C,
	+1MHz	-	-6	-	dB	Power Supply
Adjacent Channel selectivity C/I	-1MHz	-	-6	-	dB	VBAT=3.7V
	+2MHz	-	-22	-	dB	
	-2MHz	-	-27	/-/-	dB	2441MHz
	+3MHz	_	-29	/-	dB	DH5
	-3MHz	-	-31	/ -	dB	

Enhanced Data Rate

Table 2-10

Paramete	Min	Тур	Max	Unit	Test Conditions		
Sensitivity		-	-91	-	dBm		
Co-channel Interference Rejection		-	9	-	dB	25°C,	
	+1MHz	-	-13	-	dB	Power Supply	
	-1MHz	- 11	-14	- 1	dB		
Adjacent Channel	+2MHz	- 7	-24	- 7	dB	VBAT=3.7V	
selectivity C/I	-2MHz	-/-	-28	- 9	dB	2441MHz	
	+3MHz	-/ /	-28	4	dB	2DH5	
	-3MHz	7-7	-33	7-	dB		

2.7.3 BLE

1M Data Rate

Table 2-11

Parameter		Min	Тур	Max	Unit	Test Conditions
Sensitivity		-	-93	-	dBm	
RF Transmit	RF Transmit Power		6.5	8	dBm	
In-band Spurious	M-N =2MHz	-	-34	-	dBm	
Emission	M-N ≥3MHz	-	-31	-	dBm	25°C
	Δfl avg	-	250	-	KHz	Power Supply
Modulation Characteristics	Δf2 99%	-/	210	/-/-	KHz	VBAT=3.7V
Characteristics	Δflavg/Δf2avg	Į.	0.9	-	/	2440MHz
Carrier Frequency Offset		-15	- 7	+15	KHz	
Frequency Drift		-25	-///	+25	KHz	
Frequency Drift Rate		-5		+5	KHz/50us	

2M Data Rate

Table 2-12

Paramete	Min	Тур	Max	Unit	Test Conditions	
Sensitivity		-	-90	-	dBm	
RF Transmit Power		- 0	6.5	8	dBm	
	M-N =4MHz	-	-40	-	dBm	
In-band Spurious Emission	M-N =5MHz	-	-40	-/	dBm	25°C
Limsion	M-N ≥6MHz	-//	-40	1/2-	dBm	Power Supply
	Δfl avg	-	500	-	KHz	
Modulation Characteristics	Δf2 99%	-	430	-	KHz	VBAT=3.7V
Characteristics	Δflavg/Δf2avg	/ ₋	0.9	-	/	2440MHz
Carrier Frequency Offset		-20	-	+20	KHz	
Frequency Drift		-25	-	+25	KHz	
Frequency Drift Rate		-5	-	+5	KHz/50us	

Long Range

Table 2-13

Parameter	Min	Тур	Max	Unit	Test Conditions
Sensitivity LE 125K(S8)	-	-100	-	dBm	VBAT=3.7V,25°C
Sensitivity LE 500K(S2)	-	-96	-	dBm	2440MHz

3. Package Information

3.1 QFN52(6mm*6mm)




Figure 3-1. AC6354B_QFN52 Package

4. Revision History

Date	Revision	Description
2021.06.02	V1.0	Initial Release
2022.07.19	V1.1	Update Bluetooth Feature
2024.03.06	V1.2	Update Bluetooth Feature, Add BLE Parameter

