
Fidelity and logical error under dephasing gate noise
M=3, p=0.001
M=3, p=0.1
Signed-estimator fidelity
Circuit/PQES cycle, t
Iteration-one logical error, M=1
Iteration-one logical error, M=3
$\gamma_L = 1 - F(t=1)$
One-qubit location error, p
No PQES
$\ell = 1$, Interleaved
$\ell = 1$, End-only
$\ell = 2$, Interleaved
$\ell = 2$, End-only
$\ell = 3$, Interleaved
$\ell = 3$, End-only