

# COE4DS4 Lab #1

## Digital System Implementation with Real-Time Constraints

### Objective

To revise SystemVerilog and the Quartus design environment and learn about implementation of very simple image filters in real-time.

### Preparation

- Revise the digital system design material, the Quartus design environment, and SystemVerilog
- Read this document and get familiarized with the source code and the in-lab experiments

### Experiment 1

*Part (a)* The aim of this experiment is to get you familiarized with the Liquid Crystal Display (LCD).

LCDs are ubiquitous in today's electronic gadgets, especially in battery-powered and handheld devices, due to their small form factor and energy-efficiency. The basic principle is to regulate using an active filter the amount of white backlight that passes through it. Pixels, which consist of molecules (mostly organic compounds) layered in between electrodes, are fit into a thin flat display and are controlled through the magnitude of the Red (R), Green (G) and Blue (B) components. In this lab, the design implemented in the field-programmable gate-array (FPGA) drives the RGB values, as well as the sync signals for lines and frames. This sync signals follow the same principles as the Video Graphics Array (VGA) signals.

The design from the Cyclone FPGA will communicate with the LCD and Touch Module (LTM), attached as a daughter card to the 40-pin header on the DE2 board. There are two separate busses through which we communicate with the LCD. One of them is a *configuration bus* and the other one is the *data bus*. The configuration bus communicates with the LCD's integrated circuit (IC) device controller (available on the LTM) through a two-wire serial interface called Inter-IC bus (I<sup>2</sup>C). The two signals are clock and data, which are bi-directional. The maximum data rates achievable by I<sup>2</sup>C are around 400kbps, which are suitable for passing configuration data between devices on printed circuit boards (PCB). It is commonly used for configuring audio/video controllers, displays, RF tuners, ... The configuration data passed to the LCD device varies from the horizontal and vertical start positions to RGB gains or RGB offsets or RGB gamma correction. All the configuration registers are documented in the LTM data sheet and, in the current implementation, the communication on this I<sup>2</sup>C bus happens on power-up and is abstracted from the rest of the design. The data bus contains the RGB values, as well as the synchronization signals. The conceptual figure is given below.




Figure 1: Interface to the LCD.

The source code given in the folder **experiment1a** will configure the display in the 800x480 resolution and it will display 60 frames per second. There will be 25 vertical color bars (each of them 32 pixels wide). You have to perform the following tasks in the lab for this experiment:

- Get re-familiarized with project creation, design compilation and device programming;
- Implement a revised design that displays 7.5 horizontal color bars, each of them 64 pixels high.

Part (b) The aim of this experiment is to get you familiarized with the touch panel.

The touch panel is placed in the same LTM as the LCD device (on the top of it). The communication with it is done through the same 40-pin cable attached to the DE2 board that carries the LCD signals. Touch panel's driver IC contains an analog-to-digital converter (ADC) that digitizes the position of the touch in the display area. The communication between the FPGA and the touch panel is done through the serial peripheral interface (SPI) bus. This bus contains 4 wires: clock, two data lines and chip-enable. The chip-enable is required if multiple SPI-compatible slaves are connected through tri-state devices to the same master. Due to its full-duplex capability, the SPI is capable of achieving data rates in the range of a few Mbps. This makes it suitable to transfer data from/to ADCs/digital-to-analog converters (DACs), as well as between micro-controllers and hardware accelerators, such as digital signal processors.

The configuration of the touch panel is abstracted from the user's design. What the user receives through the SPI interface are the coordinates of the touch point. These coordinates will be two 12-bit data values (X and Y coordinates), which are synchronized with 2 control signals: one that indicates if a change of position has occurred (the new X and Y coordinates will also be passed synchronously with this signal); the other indicates whether the panel is touched (note, while keeping the "finger" in the same position on the touch panel, the touch point will change continuously due to the noise in the transducer and/or in the analog signal and the resolution of the ADC). The conceptual figure is given below.




Figure 2: Interface to the touch panel.

The reference design provided to you displays the X and Y coordinates on the 7-segment displays. You have to perform the following tasks in the lab for this experiment:


- Get familiarized with the reference design;
- Modify the information displayed on the 7-segment display as follows. The touch panel can be divided into 4 equally-sized regions, called top-left (0), top-right (1), bottom-left (2) and bottom-right (3); display on the rightmost 7-segment display the code of the region which was touched. If the panel is not touched, then display 8 on the 7-segment display.

## Experiment 2

The aim of this experiment is to get you familiarized with the digital camera and how it is interfaced to the SDRAM, as well as how the SDRAM is interfaced to the LCD display. The entire setup is capable of streaming image data in real-time from the digital camera to the LCD display.

Digital cameras use image sensors for optical to electrical signal conversion. The image data is passed from the digital camera to the DE2 board through a 40-pin header. As it was the case with the LCD display, we have two separate busses: one for configuration (through I2C) and one for raw image data. Through I2C we can program different parameters of the digital camera, such as image size, frame rate, color (gain, offset, gamma correction, ...). The only parameter configurable through the switches in our design is the exposure time, which indirectly affects also the frame rate.

The raw image data is buffered into the external SDRAM, which has a capacity of 8 Mbytes. The SDRAM controller takes care of generating all the address and control signals through which we access the SDRAM. What the user provides is a read enable, requesting a 32 bit word from the SDRAM. From these 32 bits we have 30 bits of image data (the digital camera generates 10 bits per color). Before passing the data to the LCD controller, for each of the color components we truncate the 10 bits to 8 bits, by discarding the 2 least significant bits. Note, the image that is displayed is in 640x480 format. The conceptual figure is given at the top of the next page.



**Figure 3: Interconnection of the SDRAM to the digital camera and the LCD.**


You have to perform the following tasks in the lab for this experiment:

- Get familiarized with the reference design – note: SWITCH\_I[17] is used as an active low reset; SWITCH\_I[15:8] set the exposure time of the camera, SWITCH\_I[0] chooses to display either the frame count (on) or the touch point location (off) on the seven segment displays, and three push-buttons [3:1] are used for: start video capture (3), halt video capture (2) and load exposure time (1);
- The image is displayed in color (despite the artifacts caused by the color gain and offset, as programmed in the digital camera device). You are asked to convert this color image to a gray-scale image by generating the luminance (Y) out of the RGB components that come from the SDRAM. The arithmetic equation is:  $Y = (1052 \cdot R + 2064 \cdot G + 401 \cdot B) / 4096$ .

### Experiment 3

The aim of this experiment is to implement a real-time low-pass filter on the image that is acquired by the digital camera and displayed on the LCD.

In the previous experiment you have implemented RGB to Y conversion. In this experiment we want to display this image either in its original form or in its smoothened form. To achieve smoothening, we apply a low pass filter on the image by averaging consecutive pixels. The conceptual figure is given below.



**Figure 4: Real-time filtering.**

The role of the “Fetch FSM” is to keep the “In” line buffer full with the next line of the image to be displayed from the SDRAM. At the same time, the “Out” line buffer passes the line currently being displayed to the LCD data controller. While the line in the “Out” buffer is being displayed, the “Filter FSM” streams the next line from the “In” buffer, through the filter and into the “Out” buffer to be displayed after the current line.

You have to perform the following tasks in the lab:

- Get familiarized with the reference design – as it can be seen from the given source code, different images can be displayed on the screen: the original (non-filtered) grayscale, the negative grayscale, ... smoothened grayscale (through averaging). Signals Filter\_config[2:0] are used for this purpose and they are connected to SWITCH\_I[3:1];
- You are already given a low-pass filter that averages two consecutive pixels. Implement a more “accurate” filter where three consecutive pixels are interpolated to achieve smoothening. The filter structure is  $Y[i] = (Y[i-1] + 2 \cdot Y[i] + Y[i+1]) / 4$ . Note,  $Y[-1] = Y[0]$  and  $Y[640] = Y[639]$ . The signals  $Y[i-1]$ ,  $Y[i]$  and  $Y[i+1]$  are already in the Verilog source code as  $Y\_m1$ ,  $Y\_0$  and  $Y\_p1$  respectively. This filtered image should be displayed when Filter\_config[2:0] is equal to decimal 5.

**Write-up Template**  
**COE4DS4 – Lab #1 Report**  
**Group Number**  
**Student names and IDs**  
**McMaster email addresses**  
**Date**

There are 2 take-home exercises that you have to complete within one week. Label the top-level modules as exercise1 and exercise2. If, for any particular reason, you will add/remove/change the signals in the port list from the port names used in the design files from the in-lab experiments, make sure that these changes are properly documented in the source code.

**Exercise 1** (3 marks) –Consider the touch panel and the LCD divided into eight regions of equal size that are organized in two rows and four columns. Each region displays one color. On power-up, each of the eight regions will start from a different color: the top-left region from RGB=111, the one to its right from RGB=110, and so on to the top-right region which starts from RGB=100; the bottom-left region starts from RGB=011, the one to its right from RGB=010, and so on to the bottom-right region which starts from RGB=000.

Each of the regions will change their color as follows. After power-up, until the touch-panel is touched, all the regions will decrement their color *at the same time exactly once a second*. For example, the top-left region will count down from RGB=111 to RGB=110, the one to its right will count down from RGB=110 to RGB=101, ..., the bottom-right region will change from RGB=000 to RGB=111. Each time the touch panel is touched in a particular region, the counting direction *only for that particular region* will change. For example, if the top-left region is touched and its RGB value is 100 with count down direction, then it's counting direction will change to up and, *after a second elapses from the last color change*, the RGB value for the top-left region will become 101. Thereafter, until the top-left region is touched again the counting direction will remain up. Note, that a touch event happens when there is a positive edge on the *Touch\_en* signal (please recall the edge detection and single pulse generation circuitry). If a region is touched multiple times within the same second (in between two color changes) then its counting direction will change only once; nonetheless if multiple regions are touched within the same second (in between two color changes) then all their count directions will be updated according to the rules stated above.

Each of the seven segment displays will show how many regions have a particular color. The relationship between the seven segment displays and region colors is as follows: the rightmost seven segment display shows how many regions have color black (RGB=000), the one next to it (on its left) shows how many regions have color blue (RGB=001), ..., and the leftmost one shows how many regions have color white (RGB=111).

Submit your sources and in your report write (up to) a half-a-page paragraph describing your reasoning.

**Exercise 2** (2 marks) – In *experiment3* you have switched between the grayscale image and its two smoothed versions. At-home, you are asked to extend this source code to implement a simple yet effective real-time horizontal edge detector on the grayscale image stream as follows. First, for each pixel "i", you need to compute the following recurrence equation:  $-2*Y[i-2] - 2*Y[i-1] + 2*Y[i+1] + 2*Y[i+2]$  (the corner cases are  $Y[-2]=Y[-1]=Y[0]$  and  $Y[641]=Y[640]=Y[639]$ ). Then, if the result is less than -64 or greater than 64, replace the grayscale intensity of pixel "i" with the maximum unsigned value on 8 bits (255); otherwise replace the grayscale intensity with the minimum value (0). The image obtained through the above-described technique (high-pass filter with thresholding) should be displayed when `Filter_config[2:0]` equals 6. It is important to note that the most important challenge for this exercise lies in synchronizing the input and output line buffers, following the same line of thought as for the 3-tap low-pass filter done in-lab.

Submit your sources and in your report write (up to) a half-a-page paragraph describing your reasoning.

**VERY IMPORTANT NOTE:**

**This lab has a weight of 5% of your final grade. The report has no value without the source files, where requested. Your report must be in “pdf” format and together with the requested source files it should be included in a directory called “coe4ds4\_group\_xx\_takehome1” (where xx is your group number). Archive this directory (in “zip” format) and upload it through Avenue to Learn before noon on the day you are scheduled for lab 2. Late submissions will be penalized.**