A PIC 12-bit core implementation written in SystemVerilog
Some features have been tested with iCE40 Ultra FPGA.
Ryota Suzuki
-
Notifications
You must be signed in to change notification settings - Fork 0
A PIC 12-bit core implementation written in SystemVerilog
License
JA1TYE/iCEPIC
About
A PIC 12-bit core implementation written in SystemVerilog
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published