

LINEAR ACTIVE QUENCHING CIRCUIT FOR CMOS SPADS

Daniel Kramnik

SHEET CONTENTS

1	TABLE OF CONTENTS
2	OUTPUT DRIVER
3	OUTPUT DRIVER BIASING
4	AVALANCHE DETECTOR
5	HOLDOFF ONE-SHOT
6	HIGH-SPEED USER IO GLUE LOGIC
7	CONTROL DACS
8	STM32 ARM MICROCONTROLLER
9	USB INPUT AND INRUSH LIMITING
10	POSITIVE DC/DC SMPS
11	NEGATIVE DC/DC SMPS
12	LINEAR POSTREGULATORS

Changelog (Rev. 2):

- Added quench/reset slew rate adjustment
- Switched comp. latch delay line to an adjustable starved inverter
- Added SPAD anode test point for scope probe
- Added bias current sensing connector to external 50R term.
- Switched to higher precision output buffer biasing w/. matched FET cascoded mirrors
- Added STM32 MCU and DACs to replace all bias adjustments
- Switched control of V_A-V_Q to DAC instead of resistor divider
- Added USB-powered SMPS for all power supply rails, no more external supply required

Changelog (Rev. 3):

- Adjusted position of USB connector to be 1.6mm off edge of PCB
- Added 90-degree triple-LED indicator next to USB port
- Changed SMA package to have thinner signal pad for better impedance matching
- Added TVS diode to SPAD output as an ESD precaution
- Switched upper biasing mirror to THAT320 BJTs due to excessive VGS requirement in ALD MOSFET arrays
- Switched boost inductor to be larger to prevent saturation and improve max. conversion ratio
- Removed slew and delay generators, since we can trap ion and operate APDs as-is, or place a slowdown cap across load resistor of level shifter
- Switched to faster HFA3134/HFA3135 matched BJTs for output buffer, and added extra cascode stacks to prevent breakdown
- Redesigned level shifter circuit for faster speed and independent control of delta-V and VA
- Redesigned one-shot for lower jitter, and added option for digital one-shot using MCU

Layout Notes:

Max. unterminated length for $t_{rise} = 1ns$ is ~1in.

IMPEDANCE CALCULATIONS:

($T = 1oz/ft^2$, $H = 9.58mil$, $Er = 4.6$)

8mil = 52.3 Ohm SE
9mil = 50.3 Ohm SE
10mil = 48.5 Ohm SE

Ref. 4PCB 4-Layer Stackup Specifications

TABLE OF CONTENTS

TITLE: aqc-rev3

RLE LOGO

Document Number:

1 of 1

REV:

3.0

Date: 7/8/18 5:34 PM

Sheet: 1/12

A

B

C

D

E


A

B


C

D


E



LEVEL SHIFTER BIASING



DIAMOND BIASING



OUTPUT DRIVER BIASING

TITLE: aqc-rev3

Document Number:

1 of 1

REV:
3.0

Date: 7/8/18 5:34 PM

Sheet: 3/12

PP_P3V3/4.6C

C73 C74

CAP CER 0.1UF 10V X7R 0402 10%

CAP CER 10000PF 10V X7R 0402 10%

GND GND

Quenching can be forced at any time
either by uC or from external input

FORCE_QUENCH/6.3B

HOLDOFF_TRIG/4.6B

MCU_TIM2_CH1_OUT_1/8.3C

ONE_SHOT_CLR

Pulling either input low
will assert CLR on d-flop

LOGIC_QUENCH_BUF

Reset holdoff timing cap
when not quenching

Pulling either input low
will reset timing capacitor.
This gate is necessary to prevent
PRE and CLR from being asserted
simultaneously. When PRE is asserted,
CLR is forced to be de-asserted.

IC21

74AHC1G08DCK

AND

DFLOP_CLR

IC22

74AHC1G08DCK

AND

CAP_RESET

PP_P5V0_ANALOG/4.3A

C93

CAP CER 0.1UF 10V X7R 0402 10%

GND

VREF_ONE_SHOT_CCS/7.6B

R61

RES SMD 220K OHM 1% 1/10W 0603

ONE_SHOT_VGND

PP_N5V0_ANALOG/4.2C

C80

CAP CER 0.1UF 10V X7R 0402 10%

GND

IC15

NC7SV74K8X

PRE VDD

CLK Q

D Q

CLR GND

TP13

TP12

GND

IC16

74AHC1G14DCK

R40

RES SMD 48.9 OHM 1% 1/10W 0603

MCU_TIM2_CH1_IN/8.3B

LOGIC_QUENCH_BUF/6.1C

Reduce loading of d-flop as much as possible
for fast quenching

LOGIC_QUENCH/2.1D

LOGIC_QUENCH/2.1D

To output buffer

IC17

NL17SZ125

ONE_SHOT_CAP

ONE_SHOT_CAP

avalanche detected

comp triggered

5V

-IN

holdoff time

C70

CAP CER 100PF 50V COG 0603 5%

Film cap.

GND

R56

RES SMD 100K OHM 1% 1/10W 0603

R57

RES SMD 100K OHM 1% 1/10W 0603

IC24_B

TLV272DGK

VREF_ONE_SHOT_COMP/7.6B

IC14

LTC1711

V+ Q

+IN GND

-IN LEN

V- GND

NC_ONE_SHOT_CLR

ONE_SHOT_CLR

Assert when +IN falls below -IN

C78 C77

CAP CER 0.1UF 10V X7R 0402 10%

CAP CER 10000PF 10V X7R 0402 10%

GND GND

PP_P5V0_ANALOG/7.1A

PP_N5V0_ANALOG/12.3C

C62 C55

CAP CER 0.1UF 10V X7R 0402 10%

CAP CER 10000PF 10V X7R 0402 10%

GND GND

IC24_A

TLV272DGK

3+

2

4

8

1

T1

MMBTH10-4LT1G

This CCS BJT
is always in FAR

R53

RES SMD 220K OHM 1% 1/10W 0603

ONE_SHOT_FB

R54

RES SMD 10K OHM 1% 1/10W 0603

HOLDOFF ONE-SHOT

TITLE: aqc-rev3


Document Number:

1 of 1

REV:
3.0

Date: 7/8/18 5:34 PM

Sheet: 5/12



CONTROL DACS

TITLE: aqc-rev3


Document Number:



1 of 1

REV:
3.0

Date: 7/8/18 5:34 PM

Sheet: 7/12





USB INPUT AND INRUSH LIMITING

TITLE: aqc-rev3


Document Number:

1 of 1

REV:
3.0

Date: 7/8/18 5:34 PM

Sheet: 9/12



POSITIVE DC/DC SMPS

TITLE: aqc-rev3


Document Number:

1 of 1

REV:
3.0




Date: 7/8/18 5:34 PM

Sheet: 10/12



Coupling Cap PN: EEF-CX1C680R
Coupling Cap Possible Alternate TH PN: RNU1C101MDS1JX

NEGATIVE DC/DC SMPS		
TITLE: aqc-rev3		
Document Number: 1 of 1		REV: 3.0
Date: 7/8/18 5:34 PM		Sheet: 11/12



LINEAR POSTREGULATORS

TITLE: aqc-rev3

Document Number:

1 of 1

REV:
3.0

Date: 7/8/18 5:34 PM

Sheet: 12/12