

# International Institute of Information Technology, Hyderabad

## EC2.101 - Digital Systems and Microcontrollers

### Model Exam - Grading Rubric & Solutions Outline

## General Instructions to Graders

- **Process over Product:** For design questions, full marks should be awarded for correct logic and minimization steps (K-Maps), even if a minor transcription error occurs in the final circuit drawing.
- **Transistor Counts:** Allow for small variations in transistor counts if the student uses a valid alternative topology (e.g., Transmission gates vs. standard CMOS), provided they state their assumptions.
- **Assembly Code:** Logic and comments are more important than exact syntax, provided the pseudo-code/mnemonics align with the instruction set provided in the course.

## Detailed Marking Scheme

Q. No	Expected Solution & Criteria	Marks
<b>Q1. Base System Concepts [15 Marks]</b>		
1(a)	<b>Base-5 Even/Odd Proof</b> <ul style="list-style-type: none"> <li>• Student represents number as <math>N = 5k + r</math>.</li> <li>• Mathematical Argument: Since 5 is odd, <math>5k</math> alternates parity depending on <math>k</math>. Therefore, <math>r</math> (LSD) alone is insufficient to determine total parity.</li> <li>• Counter-example provided (e.g., <math>(12)_5 = 1 \times 5 + 2 = 7</math> which is Odd, but LSD is 2 which is Even).</li> </ul>	<b>[5]</b> [1] [2]  [2]
1(b)	<b>Base-3 Divisibility Logic</b> <ul style="list-style-type: none"> <li>• Truth Table construction: Inputs 4 bits (representing two ternary digits <math>A_1A_0</math>), Output 1 if Value % 4 == 0.</li> <li><i>Note: Input combinations representing digits <math>\geq 2</math> must be treated as Don't Cares (X).</i></li> <li>• K-Map Simplification: Correct grouping including Don't Cares.</li> <li>• Final Circuit Drawing: Logic gates matching the expression.</li> </ul>	<b>[10]</b> [3]  [4] [3]
<b>Q2. Arithmetic Optimization [15 Marks]</b>		
2(a)	<b>Absolute Difference <math> A - B </math></b> <ul style="list-style-type: none"> <li>• Truth Table: 4 inputs (A=2 bits, B=2 bits), 2 outputs.</li> <li>• K-Maps: Separate maps for Output Bit 0 and Bit 1.</li> <li>• Minimized Expressions: Correct SOP or POS equations.</li> </ul>	<b>[8]</b> [2] [3] [3]
2(b)	<b>CMOS Implementation &amp; Comparison</b> <ul style="list-style-type: none"> <li>• CMOS Schematic: Correct Pull-up (PMOS) and Pull-down (NMOS) networks corresponding to the logic.</li> <li>• Transistor Count (Custom): Calculation based on the schematic.</li> <li>• Comparison: Correctly estimating transistors for (Adder + XORs for inversion) and concluding which is smaller.</li> </ul>	<b>[7]</b> [3]  [2] [2]
<b>Q3. Sequential Design (Fibonacci) [15 Marks]</b>		
3(a)	<b>JK Counter Design</b> <ul style="list-style-type: none"> <li>• State Sequence: Identifying states (<math>0000 \rightarrow 0001 \rightarrow 0010 \rightarrow 0011 \rightarrow 0101 \rightarrow 1000 \rightarrow 1101 \rightarrow 0000</math>).</li> <li>• Excitation Table: Correct use of JK excitation (<math>0 \rightarrow 0, 0 \rightarrow 1, 1 \rightarrow 0, 1 \rightarrow 1</math>).</li> </ul>	<b>[10]</b> [2]  [2]

	<ul style="list-style-type: none"> <li>• K-Maps: 4 maps (or 8 for separate J and K) solving for inputs.</li> <li>• Circuit/Equation: Correct expressions for <math>J_A, K_A</math>, etc.</li> </ul>	[4] [2]
3(b)	<b>Self-Correction</b> <ul style="list-style-type: none"> <li>• Unused States Identification: Listing states not in Fibonacci sequence (e.g., 4, 6, 7, 9...).</li> <li>• Logic Implementation: Ensuring 'Next State' for these unused states points to '0000' or a valid sequence state.</li> </ul>	[5] [2] [3]
<b>Q4. Circuit Analysis [10 Marks]</b>		
4(a)	<b>Timing Diagram</b> <ul style="list-style-type: none"> <li>• Correct initialization (0000).</li> <li>• Correct shifting behavior for first 3 cycles.</li> <li>• Correct handling of the inverted feedback (<math>E' \rightarrow A</math>).</li> <li>• Correct handling of the clock gating (<math>B'</math> driving <math>C</math>'s clock).</li> </ul>	[4] [1] [1] [1] [1]
4(b)	<b>State Diagram</b> <ul style="list-style-type: none"> <li>• Identifying all valid states in the loop.</li> <li>• Identifying the cycle length (how many states before repeat).</li> </ul>	[4] [3] [1]
4(c)	<b>Johnson Counter Theory</b> <ul style="list-style-type: none"> <li>• Correct formula stated (<math>2k</math> or <math>2n</math> states).</li> </ul>	[2] [2]
<b>Q5. Microcontroller Assembly [10 Marks]</b>		
5(a)	<b>Search Algorithm Code</b> <ul style="list-style-type: none"> <li>• Initialization: Loading pointers (0x200, 0x201) and Loop Counter (from 0x220).</li> <li>• Fetch Loop: Correctly incrementing memory pointer and fetching data.</li> <li>• Comparison Logic: Subtraction or XOR to check equality with Target <math>V</math>.</li> <li>• Control Flow: Branch if Zero (Match found) vs Branch if Counter <math>\neq 0</math> (Continue).</li> </ul>	[10] [2] [3] [3] [2]
<b>Q6. Conversions [5 Marks]</b>		
6	<b>Calculations</b> <p>(a) <math>(45.6)_{10} \rightarrow</math> Binary (101101.1001...).</p> <p>(b) Base 5 <math>\rightarrow</math> Base 8 (Intermediate Base 10 step implied: <math>123_5 = 38_{10} = 46_8</math>).</p> <p>(c) 2's Complement Subtraction (<math>1001 + (0101)</math>... check for overflow).</p> <p>(d) Signed Mag (10001111) and 2's Comp (11110001).</p>	[5] [1] [1] [1] [2]