
2018.10.24-31

석사: 박제창

- ❖ Traffic Light Controller
 - ▶ 클럭 분주기

신호등의 신호 제어는 DE2 보드의 내부 클럭 신호에 의존한다. 따라서, 시스템에 원하는 시간 만큼 클럭을 분주해 사용할 필요가 있다.



▶ 클럭 분주기

```
LIBRARY ieee:
 USE ieee std logic 1164.ALL;
 USE ieee.std logic unsigned.AL
ENTITY clock divider IS
     GENERIC (width : POSITIVE := 25);
     PORT(clk in : IN STD LOGIC;
         clk out : OUT STD LOSIC);
 END clock divider;
ARCHITECTURE divider OF clock divider IS
     SIGNAL count : STD LOGIC VECTOR (width-1 downto 0);
BEGIN
     PROCESS(clk in)
         BEGIN
         IF(clk in'EVENT and clk in = '1') THEN
             count <= count + 1;
         END IF:
         clk out <= count(width-1);
     END PROCESS:
 END divider:
```


클럭분주 관할

클럭 분주 카운터는 여러 보드에서 상호 호환해 사 용할 수 있도록 제작하는 게 좋다.

따라서 다음과 같이 적용할 시스템에 맞는 클럭 출력을 위해 분주 비 변수를 변경만 하면 되도록 작성하는게 효율적이다.

- ❖ Traffic Light Controller
 - ▶ 클럭 분주기


출력 결과를 확인하고자 DE2보드의 LED를 활용해 점멸을 확인한다.



- ❖ Traffic Light Controller
 - ▶ 클럭 분주기




▶ 클럭 분주기



▶ 클럭 분주기

Settings - traffic_light_01 Category: General	Circulator Continue
— Files — Libraries — Device	Simulation options. Simulation mode: Timing Simulation input: traffic_light_01.vwf Add Multiple Files Simulation period Run simulation until all vector stimuli are used End simulation at: 10 s Glitch filtering options: Auto


시뮬레이터 시간 설정 방법




庄 --- 🕨 Classic Timing Analysis

- ❖ Traffic Light Controller
 - ▶ 클럭 분주기

시뮬레이터 시간 설정 방법 다음 화면이 뜨면 성공, 원하는 시간을 설정해준다.




- **❖** Traffic Light Controller
 - ➤ Control div 5 만들기 : 클럭 재 분주



➤ Control div 5 만들기 : 클럭 재 분주


```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
ENTITY ct mod5 IS
   PORT (
       clk, reset : IN STD LOGIC;
       q : OUT INTEGER RANGE 0 to 5); — 속성설정
END ct mod5;
                                                        핀, 등등
ARCHITECTURE a OF ct mod5 1S
                                           Ct_mot5활용
BEGIN
   PROCESS (clk, reset)
       VARIABLE count : INTEGER RANGE 0 to 5; ←
                                                        --- 내부 카운터 변수
   BEGIN
       IF (reset = '0') THEN
          count := 0;
       ELSE
          IF (clk'EVENT and clk = '1') THEN
              IF (count = 4) THEN
                 count := 0:
                                                 ─ 4일 때 0으로 초기화
              ELSE
                 count := count + 1;
              END IF;
                                                 ── 아닌 경우 1씩 증가
          END IF:
       END IF:
       q <= count;</pre>
   END PROCESS;
END a:
```

Top View - Wire Bond Cyclone II - EP2C35F672C6




Named:	filter										
		Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Group	Current Strength	
1		clock	Input	PIN_N2	2	B2_N1	3.3-V LVTTL (default)			24mA (default)	
2	•	INDICATOR	Output	PIN_AE22	7	B7_N0	3.3-V LVTTL (default)			24mA (default)	
3	•	INDICATOR_2	Output	PIN_AF22	7	B7_N0	3.3-V LVTTL (default)			24mA (default)	
4		RESET	Input	PIN_G26	5	B5_N0	3.3-V LVTTL (default)			24mA (default)	
5	1	<pre></pre>		1				('	(

➤ Control div 5 만들기 : 클럭 재 분주



- ❖ Traffic Light Controller
 - ▶ 신호등 제어 블록 설계



▶ 신호등 블록 설계


```
inghos - office ,
LIBRARY ieee:
                                                                                         END IF:
USE ieee std logic 1164 ALL;
                                                                             WHEN s1 => sequence <= s2;
                                                                                         lights <= "110011";
ENTITY traffic IS
                                                                             WHEN s2 => IF timer < 4 THEN
    PORT (
                                                                                             sequence <= s2;
        clk, reset
                      : IN STD LOGIC;
                                                                                             lights <= "110011";
        nsr, nsy, nsg, ewr, ewy, ewg : OUT STD LOGIC);
                                                                                         ELSE
END traffic:
                                                                                             sequence <= s3;
                                                                                             lights <= "101011";
ARCHITECTURE a OF traffic IS
                                                                                         END IF:
    COMPONENT ct mod5
                                                                             WHEN s3 => sequence <= s0;
        PORT (
                                                                                         lights <= "011110";
            clk, reset : IN STD_LOGIC;
                                                                             WHEN others => sequence <= s0;
                 : OUT INTEGER RANGE 0 TO 5);
                                                                                             lights <= "011110";
    END COMPONENT:
                                                                         END CASE;
    TYPE STATES IS (s0, s1, s2, s3);
                                                                     END IF:
    SIGNAL sequence : STATES;
                                                                     nsr <= lights(5);</pre>
    SIGNAL lights : STD LOGIC VECTOR (5 downto 0);
                                                                     nsy <= lights(4);</pre>
    SIGNAL timer : INTEGER RANGE 0 to 5;
                                                                     nsq <= lights(3);</pre>
BEGIN
                                                                     ewr <= lights(2);
light timer: ct_mod5
                                                                     ewy <= lights(1);
    PORT MAP ( clk => clk,
                                                                     ewg <= lights(0);
                reset => reset,
                                                                 END PROCESS;
                   => timer);
                                                              ND a;
    PROCESS (clk)
    BEGIN
        IF (reset = '0') THEN
            sequence <= s0;
            lights <= "011110";
        ELSIF (clk'EVENT and clk = '1') THEN
            CASE sequence IS
                WHEN s0 => IF timer < 4 THEN
                                sequence <= s0;
                                lights <= "011110";
                            ELSE
                                sequence <= s1;
                               lights <= "011101";
                            END IF:
```

▶ 1차 기본 신호 설계


Date: October 24, 2018

traffic_light_01.bdf*

Project: traffic_light_01




▶ 2차 신호등 블록 설계 : 회로도 수정



발광다이오드가 반전되어 출력되는 결과로 NOT 반전 논리 소자를적용해 올바른 신호등 출력으로 변경

❖ Traffic Light Controller ➤ 실행 결과



KEYO 리셋

