

# AN 953: Partially Reconfiguring a Design

# on an Intel Agilex® 7 FPGA Development Board

Updated for Intel® Quartus® Prime Design Suite: 23.3

# **Answers to Top FAQs:**

- What is partial reconfiguration?
- A Introduction on page 3
- What do I need for this reference design?
  - A Reference Design Requirements on page 4
- How do I get the reference design?
- A Reference Design Files on page 4
- How do I perform PR?
- A Reference Design Walkthrough on page 5
- What is a PR persona?
- A Defining Personas on page 10
- Q How do I program the board?
  - A Program the Board on page 16
- What are the PR known issues and limitations?
- A Intel FPGA Support Forums: PR
- Q Do you have training on PR?
  A Intel FPGA Technical Training Catalog





# **Contents**

Partially Reconfiguring a Design on an Intel Agilex $^{ exttt{@}}$ 7 FPGA Development Board	3
Reference Design Overview	
Reference Design Requirements	
Reference Design Files	
Reference Design Walkthrough	
Step 1: Getting Started	
Step 2: Creating a Design Partition	
Step 3: Allocating Placement and Routing Region for a PR Partition	
Step 4: Defining Personas	
Step 5: Creating Revisions	
Step 6: Compiling the Base Revision	
Step 7: Preparing PR Implementation Revisions	14
Step 8: Programming the Board	
Modifying an Existing Persona	
Adding a New Persona to the Design	
Document Revision History for AN 953: Partially Reconfiguring a Design on an Intel	
Agilex 7 FPGA Development Board	18





# Partially Reconfiguring a Design on an Intel Agilex® 7 FPGA Development Board

This application note demonstrates transforming a simple, flat (non-partitioned) design into a partially reconfigurable design, and implementing the design on an Intel Agilex® 7 F-Series or M-Series FPGA development board.

The partial reconfiguration (PR) feature allows you to reconfigure a portion of the FPGA dynamically, while the remaining FPGA design continues to function. You can create multiple personas for a particular region in your design that do not impact operation in areas outside this region. This methodology is effective in systems where multiple functions time-share the same FPGA device resources. The current version of the Intel® Quartus® Prime Pro Edition software introduces a new and simplified compilation flow for partial reconfiguration.

Partial reconfiguration provides the following advancements to a flat design:

- Allows run-time design reconfiguration
- Increases scalability of the design
- Reduces system down-time
- Supports dynamic time-multiplexing functions in the design
- Lowers cost and power consumption through efficient use of board space

## **Related Information**


- Intel Agilex 7 Development Kit Web Page
- Intel Agilex 7 Development Kit User Guide
- Partial Reconfiguration Terminology
- Partial Reconfiguration Design Flow
- Partial Reconfiguration Design Considerations
- Partial Reconfiguration Design Guidelines

# **Reference Design Overview**

The reference design used in this tutorial consists of one 32-bit counter. At the board level, the design connects the clock to a 50 MHz source and the output to four LEDs on the board. Selecting the output from the counter bits in a specific sequence causes the LEDs to blink at a specific frequency.



Figure 1. Flat Reference Design without PR Partitioning



In this tutorial, the partial reconfiguration flow updates the function of  $u\_blinking\_led$ .

# **Reference Design Requirements**

This reference design requires the following:

- Installation of the Intel Quartus Prime Pro Edition version 23.3, understanding of the basic FPGA design flow, and project files for the design implementation.
- Connection to the Intel Agilex 7 F-Series or M-Series FPGA development board on the bench.

# **Reference Design Files**

The reference design files required for this tutorial are available in the following location:

https://github.com/intel/fpga-partial-reconfig

To download the files:

- 1. Click Code ➤ Download ZIP.
- 2. Unzip the fpga-partial-reconfig-master.zip file.
- 3. Navigate to the appropriate sub-folder to access the reference designs for your target device:
  - tutorials/agilex7f\_pcie\_devkit\_blinking\_led
  - tutorials/agilex7m\_pcie\_devkit\_blinking\_led






**Table 1.** Reference Design Files

File Name	Description
top.sv	Top-level file containing the flat implementation of the design. This module instantiates the blinking_led sub-partition and the top_counter module.
top_counter.sv	Top-level 32-bit counter that controls $LED[1]$ directly. The registered output of the counter controls $LED[0]$ , and also powers $LED[2]$ and $LED[3]$ via the blinking_led module.
blinking_led.sdc	Defines the timing constraints for the project.
blinking_led.sv	This module acts as the PR partition. The module receives the registered output of top_counter module, which controls LED[2] and LED[3].
blinking_led.qpf	Intel Quartus Prime project file containing the list of all the revisions in the project.
blinking_led.qsf	Intel Quartus Prime settings file containing the assignments and settings for the project.

Note:

The pr folder contains the complete set of files you create using this application note. Refer to these files at any point during the walkthrough.

Figure 2. Reference Design Files



# **Reference Design Walkthrough**

The following steps describe the application of partial reconfiguration to a flat design:

- Step 1: Getting Started on page 6
- Step 2: Creating a Design Partition on page 6
- Step 3: Allocating Placement and Routing Region for a PR Partition on page 8
- Step 4: Defining Personas on page 10
- Step 5: Creating Revisions on page 11





- Step 6: Compiling the Base Revision on page 13
- Step 7: Preparing PR Implementation Revisions on page 14
- Step 8: Programming the Board on page 16

# **Step 1: Getting Started**

To copy the reference design files to your working environment and compile the blinking\_led flat design:


- Create an agilex7\_pcie\_devkit\_blinking\_led\_pr directory in your working environment.
- 2. Copy the downloaded sub-folder for your board to the agilex7\_pcie\_devkit\_blinking\_led\_pr directory:
  - tutorials/agilex7f pcie devkit blinking led
  - tutorials/agilex7m\_pcie\_devkit\_blinking\_led
- 3. In the Intel Quartus Prime Pro Edition software, click **File ➤ Open Project** and select blinking\_led.qpf.
- 4. To elaborate the hierarchy of the flat design, click Processing ➤ Start ➤ Start Analysis & Synthesis. Alternatively, at the command-line, run the following command:

quartus\_syn blinking\_led -c blinking\_led

# **Step 2: Creating a Design Partition**

You must create design partitions for each PR region that you want to partially reconfigure. The following steps create a design partition for the  $u\_blinking\_led$  instance.

# Figure 3. Creating Design Partitions In Project Navigator








- Right-click the u\_blinking\_led instance in the Project Navigator and click Design Partition > Reconfigurable. A design partition icon appears next to each instance that is set as a partition.
- Click Assignments ➤ Design Partitions Window. The window displays all design partitions in the project.
- 3. Edit the partition name in the Design Partitions Window by double-clicking the name. For this reference design, rename the partition name to pr partition.
  - Note: When you create a partition, the Intel Quartus Prime software automatically generates a partition name, based on the instance name and hierarchy path. This default partition name can vary with each instance.
- 4. To export the finalized static region from the base revision compile, double-click the entry for root\_partition in the **Post Final Export File** column, and type blinking\_led\_static.qdb.

# Figure 4. Exporting Post Final Snapshot in Design Partitions Window



Verify that the blinking\_led.qsf contains the following assignments, corresponding to your reconfigurable design partition:

#### **Related Information**

"Create Design Partitions" in *Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration* 





# Step 3: Allocating Placement and Routing Region for a PR Partition

For every base revision you create, the PR design flow places the corresponding persona core in your PR partition region. To locate and assign the PR region in the device floorplan for your base revision:

- Right-click the u\_blinking\_led instance in the Project Navigator and click Logic Lock Region ➤ Create New Logic Lock Region. The region appears on the Logic Lock Regions Window.
- 2. Edit the Logic Lock Region name in the Logic Lock Regions Window by double-clicking the name. For this reference design, rename the Logic Lock Region to pr\_partition.
- 3. In the Logic Lock Regions window, specify the placement region co-ordinates in the **Origin** column. The origin corresponds to the lower-left corner of the region. For example, to set a placement region with (X1 Y1) co-ordinates as (163 4), specify the **Origin** as X163\_Y4. The Intel Quartus Prime software automatically calculates the (X2 Y2) co-ordinates (top-right) for the placement region, based on the height and width you specify.

Note: This tutorial uses the (X1 Y1) co-ordinates - (163 4), and a height and width of 20 for the placement region. Define any value for the placement region. Ensure that the region covers the blinking led logic.

- 4. Enable the Reserved and Core-Only options.
- Double-click the Routing Region option. The Logic Lock Routing Region Settings dialog box appears.
- 6. Select **Fixed with expansion** for the **Routing type**. Change the **Expansion length** to **2**.

*Note:* The routing region must be larger than the placement region, to provide extra flexibility for the Fitter when the engine routes different personas.

#### Figure 5. Logic Lock Regions Window




7. Your placement region must enclose the blinking\_led logic. Select the placement region by locating the node in Chip Planner. Right-click the pr\_partition region name in the Logic Lock Regions Window and click Locate Node > Locate in Chip Planner.

The pr\_partition region is color-coded.





Figure 6. Chip Planner Node Location for blinking\_led



Verify that the blinking\_led.qsf contains the following assignments, corresponding to your floorplanning:

# **Related Information**

- "Floorplan the Partial Reconfiguration Design" in *Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration*
- "Applying Floorplan Constraints Incrementally" in *Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration*



# **Step 4: Defining Personas**

This reference design defines three separate personas for the single PR partition. To define and include the personas in your project:

1. Create three SystemVerilog files, blinking\_led.sv, blinking\_led\_slow.sv, and blinking\_led\_empty.sv in your working directory for the three personas.

**Table 2.** Reference Design Personas

File Name	Description	Code
blinking_led.sv	Default persona with same design as the flat implementation	<pre>`timescale 1 ps / 1 ps `default_nettype none  module blinking_led (     // clock     input wire clock,     input wire [31:0] counter,      // Control signals for the LEDs     output wire led_two_on,     output wire led_three_on );  localparam COUNTER_TAP = 23;  reg led_two_on_r;  reg led_three_on_r;  assign led_three_on = led_two_on_r;  assign led_three_on = led_three_on_r;  always_ff @(posedge clock)     begin</pre>
blinking_led_slow.sv	LEDs blink slower	<pre>`timescale 1 ps / 1 ps `default_nettype none  module blinking_led_slow (     // clock     input wire clock,     input wire clock,     input wire led_tro_on,     output wire led_two_on,     output wire led_three_on );  localparam COUNTER_TAP = 27;  reg led_two_on_r;  reg led_tro_on_r;  assign led_tro_on = led_two_on_r;  assign led_three_on = led_tro_on_r;  always_ff @(posedge clock)     begin     led_two_on_r &lt;= counter[COUNTER_TAP];     led_three_on_r &lt;= counter[COUNTER_TAP];     end endmodule</pre>



File Name	Description	Code
blinking_led_empty.sv	LEDs stay ON	<pre>`timescale 1 ps / 1 ps `default_nettype none  module blinking_led_empty(     // clock     input wire clock,     input wire [31:0] counter,      // Control signals for the LEDs     output wire led_two_on,     output wire led_three_on );      // LED is active low     assign led_two_on = 1'b0;     assign led_three_on = 1'b0; endmodule</pre>

#### Note:

- blinking\_led.sv is already available as part of the files you copy from the flat/sub-directory. You can simply reuse this file.
- If you create the SystemVerilog files from the Intel Quartus Prime Text Editor, disable the Add file to current project option, when saving the files.

#### **Related Information**

Step 2: Creating a Design Partition on page 6

# **Step 5: Creating Revisions**

The PR design flow uses the project revisions feature in the Intel Quartus Prime software. Your initial design is the base revision, where you define the static region boundaries and reconfigurable regions on the FPGA.

From the base revision, you can create multiple PR implementation revisions. These revisions contain the different implementations for the PR regions. However, all PR implementation revisions use the same top-level placement and routing results from the base revision.

To compile a PR design, you must create a PR implementation revision for each persona. In addition, you must assign revision types for each of the revisions. The available revision types are:

- Partial Reconfiguration Base
- Partial Reconfiguration Persona Implementation

The following table lists the revision name and the revision type for each of the revisions:

**Table 3.** Revision Names and Types

Revision Name	Revision Type
blinking_led.qsf	Partial Reconfiguration - Base
blinking_led_default.qsf	Partial Reconfiguration - Persona Implementation
blinking_led_slow.qsf	Partial Reconfiguration - Persona Implementation
blinking_led_empty.qsf	Partial Reconfiguration - Persona Implementation





# **Setting the Base Revision Type**


- 1. Click **Project** ➤ **Revisions**.
- 2. In Revision Name, select the blinking\_led revision, and then click Set Current.
- 3. Click **Apply**. The blinking led revision displays as the current revision.
- To set the Revision Type for blinking\_led, click Assignments ➤ Settings ➤ General.
- 5. For Revision Type, select Partial Reconfiguration Base, and then click OK.
- 6. Verify that the blinking led.qsf now contains the following assignment:

```
##blinking_led.qsf
set_global_assignment -name REVISION_TYPE PR_BASE
```

# **Creating Implementation Revisions**

- 1. To open the **Revisions** dialog box, click **Project** ➤ **Revisions**.
- 2. To create a new revision, double-click << new revision>>.
- In Revision name, specify blinking\_led\_default and select blinking\_led for Based on revision.
- 4. For the Revision type, select Partial Reconfiguration Persona Implementation.

#### Figure 7. Creating Revisions








Note: You can add the static region .qdb file by turning on **This project uses a**Partition Database (.qdb) file for the root partition, and then specifying the static region .qdb file name.

5. Similarly, set the **Revision type** for blinking\_led\_slow and blinking\_led\_empty revisions.

# Figure 8. Project Revisions



6. Verify that each .qsf file now contains the following assignment:

```
set_global_assignment -name REVISION_TYPE PR_IMPL
set_instance_assignment -name ENTITY_REBINDING \
    place_holder -to u_blinking_led
```

where, place\_holder is the default entity name for the newly created PR implementation revision.

# **Step 6: Compiling the Base Revision**

1. To compile the base revision, click **Processing ➤ Start Compilation**. Alternatively, the following command compiles the base revision:

```
quartus_sh --flow compile blinking_led -c blinking_led
```

2. Inspect the bitstream files that generate in the output\_files directory.

# Table 4. Generated Files

Name	Туре	Description
blinking_led.sof	Base programming file	Used for full-chip base configuration
blinking_led.pr_partition.rbf	PR bitstream file for base persona	Used for partial reconfiguration of base persona.
blinking_led_static.qdb	. qdb database file	Finalized database file used to import the static region.



#### **Related Information**


- "Floorplan the Partial Reconfiguration Design" in Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration
- "Applying Floorplan Constraints Incrementally" in Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration

# **Step 7: Preparing PR Implementation Revisions**

You must prepare the PR implementation revisions before you can compile and generate the PR bitstream for device programming. This setup includes adding the static region .qdb file as the source file for each implementation revision. In addition, you must specify the corresponding entity of the PR region.

- To set blinking\_led\_default as the current revision, click Project ➤
   Revisions, select blinking\_led\_default as the Revision name, and then click
   Set Current.
- To verify the correct source for each blinking\_led\_default implementation revision, click Project > Add/Remove Files in Project. Ensure that the blinking\_led.sv file appears in the file list.

### Figure 9. Files Page



3. Repeat steps 1 through 2 for each implementation revision to add and verify the correct source files:

Implementation Revision Name	Source File
blinking_led_default	blinking_led.sv
blinking_led_empty	blinking_led_empty.sv
blinking_led_slow	blinking_led_slow.sv

4. To verify the .qdb file associated with the root partition, click Assignments ➤ Design Partitions Window. Confirm that the Partition Database File specifies the blinking\_led\_static.qdb file, or double-click the Partition Database File cell to specify this file.

Alternatively, the following .qsf command assigns this file to the root partition:

```
set_instance_assignment -name QDB_FILE_PARTITION \
blinking_led_static.qdb -to |
```





5. In the **Entity Re-binding** cell, specify the entity name of each PR partition that you change in the implementation revision. For the blinking\_led\_default implementation revision, the entity name is blinking\_led. In this tutorial, you overwrite the u\_blinking\_led instance from the base revision compile with the new blinking\_led entity.

Note: A placeholder entity rebinding assignment is added to the implementation revision automatically. However, you must change the default entity name in the assignment to an appropriate entity name for your design.

Implementation Revision Name	Entity Re-binding
blinking_led_default	blinking_led
blinking_led_slow	blinking_led_slow
blinking_led_empty	blinking_led_empty

#### Figure 10. Entity Rebinding



Verify that each of the following lines now exists in the appropriate .qsf:

6. To compile the design, click **Processing ➤ Start Compilation**. Alternatively, the following command compiles the blinking\_led\_default revision:

```
quartus_sh --flow compile blinking_led -c blinking_led_default
```

7. Repeat the above command to compile blinking\_led\_slow and blinking\_led\_empty revisions:

```
quartus_sh --flow compile blinking_led -c blinking_led_slow
quartus_sh --flow compile blinking_led -c blinking_led_empty
```

Note: You can specify any Fitter specific settings that you want to apply during the PR implementation compilation. Fitter specific settings impact only the fit of the persona, without affecting the imported static region.





# **Step 8: Programming the Board**

This tutorial uses an Intel Agilex 7 F-Series or M-Series FPGA development board on the bench, outside of the PCIe\* slot in your host machine. Before you program the board, ensure that you have completed the following steps:

- Connect the power supply to the Intel Agilex 7 F-Series or M-Series FPGA development board.
- 2. Connect the Intel FPGA Download Cable between your PC USB port and the Intel FPGA Download Cable port on the development board.


To run the design on the Intel Agilex 7 F-Series or M-Series FPGA development board:

- 1. Open the Intel Quartus Prime software and click **Tools** ➤ **Programmer**.
- 2. In the Programmer, click **Hardware Setup** and select **USB-Blaster**.
- 3. Click **Auto Detect** and select the appropriate Intel Agilex 7 device.
- Click OK. The Intel Quartus Prime software detects and updates the Programmer with the FPGA devices on the board.
- 5. Select the appropriate Intel Agilex 7 device for your development board, click **Change File** and load the blinking\_led.sof file.
- 6. Enable **Program/Configure** for blinking\_led.sof file.
- 7. Click **Start** and wait for the progress bar to reach 100%.
- 8. To program only the PR region, right-click the blinking\_led.sof file in the Programmer and click **Add PR Programming File**.
- 9. Select the blinking\_led\_slow.pr\_partition.rbf file.
- 10. Disable **Program/Configure** for blinking led.sof file.
- 11. Enable **Program/Configure** for blinking\_led\_slow.pr\_partition.rbf file and click **Start**. On the board, observe LED[0] and LED[1] continuing to blink. When the progress bar reaches 100%, LED[2] and LED[3] blink slower.
- 12. To reprogram the PR region, right-click the .rbf file in the Programmer and click **Change PR Programing File**.
- 13. Select the .rbf files for the other two personas to observe the behavior on the board. Loading the blinking\_led\_default.rbf file causes the LEDs to blink at a specific frequency, and loading the blinking\_led\_empty.rbf file causes the LEDs to stay ON.





Figure 11. Programming the Intel Agilex 7 F-Series or M-Series Development Board



# **Troubleshooting PR Programming Errors**

Ensuring proper setup of the Intel Quartus Prime Programmer and connected hardware helps to avoid any errors during PR programming.

If you face any PR programming errors, refer to *Troubleshooting PR Programming Errors* in the *Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration* for step-by-step troubleshooting tips.

#### **Related Information**

Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration

# **Modifying an Existing Persona**

You can change an existing persona, even after fully compiling the base revision.

For example, to cause the blinking\_led\_slow persona to blink even slower:

- In the blinking\_led\_slow.sv file, modify the COUNTER\_TAP parameter from 27 to 28.
- 2. Recompile only the blinking\_led\_slow revision. There is no requirement to modify or recompile the other revisions.



# Adding a New Persona to the Design

After fully compiling your base revision, you can still add new personas and individually compile these personas.

For example, to define a new persona that keeps one LED on and the other LED off:

- 1. Copy the RTL code from blinking\_led\_empty.sv to blinking\_led\_wink.sv.
- 2. In the blinking\_led\_wink.sv file, modify the assignment, assign led three on = 1'b0; to assign led three on = 1'b1;.
- 3. Create a new implementation revision, blinking\_led\_wink, by following the steps in Creating Implementation Revisions on page 12.

Note: The blinking\_led\_wink revision must use the blinking\_led\_wink.sv file, and use the blinking\_led\_wink entity name in the entity rebinding assignment.

4. Compile the revision by clicking **Processing** ➤ **Start Compilation**.

#### **Related Information**

Partial Reconfiguration Online Training

# Document Revision History for AN 953: Partially Reconfiguring a Design on an Intel Agilex 7 FPGA Development Board

Document Version	Intel Quartus Prime Version	Changes
2024.01.30	23.3	<ul><li>Added Top FAQs navigation.</li><li>Updated to target Intel Agilex 7 F-Series and M-Series FPGAs.</li></ul>
2021.07.23	21.1	Initial release.

