

# AN 1005: Signal Tap Logic Analyzer Getting Started Tutorial

Updated for Intel® Quartus® Prime Design Suite: 23.4

# **Answers to Top FAQs:**

- What is Signal Tap?
- A About This Application Note on page 3
- What do I need to use this document?
- A Tutorial Prerequisites on page 3
- How do I use Signal Tap?
  - A Signal Tap Tutorial Walkthrough on page 6
- How do I program for Signal Tap?
  - A Programming the FPGA for Signal Tap on page 7
- How do I set the trigger conditions for capture?
  - A Set Trigger Conditions on page 12
- Where can I go for more Signal Tap Info?
- A Design Debugging with Signal Tap

2024.02.15



# **Contents**

1. About This Application Note	3
1.1. Tutorial Prerequisites	
1.2. Signal Tap Tutorial Design Description	3
2. Signal Tap Tutorial Walkthrough	6
2.1. Step 1: Getting Started	6
2.2. Step 2: Programming the FPGA for Signal Tap Use	
2.3. Step 3: Create a New Signal Tap File	
2.4. Step 4: Add the Acquisition Clock	
2.5. Step 5: Add Storage Parameters	
2.6. Step 6: Set Trigger Conditions	
3. Document Revision History of AN 1005: Signal Tap Logic Analyzer Getting Started	
Tutorial	16





# 1. About This Application Note

This application note demonstrates how to debug a design with the Signal Tap Logic Analyzer. The Signal Tap logic analyzer, available in the Intel® Quartus® Prime Pro Edition software, captures and displays the real-time signal behavior in an Intel FPGA design.

You can use the Signal Tap logic analyzer to probe and debug the behavior of internal signals during normal device operation, without requiring I/O pins or external lab equipment. For more information on using all of the features of the Signal Tap logic analyzer, refer to the following available resources.

#### **Related Information**

- Intel Quartus Prime Pro Edition User Guide: Debug Tools
- Intel FPGA Technical Training

# 1.1. Tutorial Prerequisites

Use of this tutorial requires the following:

- Installation and basic familiarity with the Intel Quartus Prime Pro Edition software version 23.4 or later. The Intel Quartus Prime software includes the Signal Tap logic analyzer and the Programmer.
- The Intel Arria® 10 SX SoC Development Kit, or a design board with a JTAG connection to the device under test (DUT).
- An Intel FPGA Download Cable II (USB-Blaster II), for communication between the FPGA and the Intel Quartus Prime software.
- The Intel Arria 10 FPGA Signal Tap Logic Analyzer Getting Started Design Example, available from the Intel FPGA Design Store.

#### **Related Information**

- Intel Quartus Prime Pro Edition User Guide: Getting Started
- Intel FPGA Download Center
- Intel Arria 10 SX SoC Development Kit
- Intel FPGA Download Cable II

# 1.2. Signal Tap Tutorial Design Description

The design for this tutorial consists of the counter\_50M 26-bit counter that counts to 49,999,999 and rolls over to 0.

For every 49,999,999 of counter 50M, counter 10 increases by 1 from 0 to 9 and rolls over to 0.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

9001:2015 Registered



The output register seven\_seg corresponds to the value of counter\_10 from 0 - 9 in the form of a common anode value for a seven segment display.

Table 1. Value Representation for count\_binary and seven\_seg Registers


Decimal Representation	Binary Representation [3:0]	Seven Segments [6:0]
0 (zero)	0000	1000000
1 (one)	0001	1111001
2 (two)	0010	0100100
3 (three)	0011	0110000
4 (four)	0100	1001001
5 (five)	0101	0010010
6 (six)	0110	0000010
7 (seven)	0111	1111000
8 (eight)	1000	0000000
9 (nine)	1001	0010000

At the board level, the tutorial design connects the clock to a 50 MHz source, and connects the outputs to the seven\_seg and count\_binary registers. These outputs do not connect to any physical pins, but only to virtual pins. This example uses virtual pins because the Intel Arria 10 SX SoC Development Kit does not include a seven segment display.

A virtual pin is an I/O element that the Intel Quartus Prime Compiler temporarily maps to a logic element during compilation, rather than mapping to a pin. For more information on using virtual pins, refer to *Defining Virtual Pins* in *Intel Quartus Prime Pro Edition User Guide: Design Optimization*.

If you are using other boards or devices, you can change clk\_50MHz to another general-purpose clock. To change the pin for clk\_50MHz, click **Assignments** > **Assignment Editor** after opening the project.

Figure 1. Pins Used By Signal Tap Tutorial Design





#### 1. About This Application Note

792742 | 2024.02.15



#### **Related Information**

**Defining Virtual Pins** 







# 2. Signal Tap Tutorial Walkthrough


The following steps describe how to program the tutorial design and probe and debug the behavior of internal signals during normal device operation using the Signal Tap logic analyzer.

# 2.1. Step 1: Getting Started

Follow these steps to copy the tutorial reference design files to your working environment, compile the design, and open the Signal Tap logic analyzer:

- 1. Obtain the Intel Arria 10 FPGA Signal Tap Logic Analyzer Getting Started Design Example from the Intel FPGA Design Store. Download the .qar file for the tutorial design.
- 2. In the Intel Quartus Prime software, click **File ➤ Open Project** to open the counter\_stp.qar project archive file.
- 3. To compile the design, click **Processing** ➤ **Start Compilation**.
- 4. When compilation is complete, close the Timing Analyzer window that displays by default.

Figure 2. Signal Tap Logic Analyzer Window



5. To open the Signal Tap logic analyzer, click **Tools** ➤ **Signal Tap Logic Analyzer**.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



# 2.2. Step 2: Programming the FPGA for Signal Tap Use

Before programming the FPGA for use with Signal Tap, you must first create the connection between the Signal Tap logic analyzer and the Intel Arria 10 SX SoC Development Kit board via the Intel FPGA Download Cable II (USB-Blaster II), as the following steps describe:

- 1. Connect the power supply to the Intel Arria 10 SX SoC Development Kit board.
- 2. Connect the USB Blaster cable between your PC USB port and the USB Blaster port on the development board.
- 3. In the Signal Tap Logic Analyzer window, under **JTAG Chain Configuration**, specify the following JTAG settings for this tutorial:
  - Hardware—USB-BlasterII
  - Device—10AS066H
  - **SOF Manager**—<*project*>/output\_files/counter.sof


#### Figure 3. JTAG Chain Configuration in Signal Tap



- 4. To program the board for Signal Tap use, click the **Program Device** button.
- 5. When programming is complete, Signal Tap displays the 'Ready to acquire' status under **Instance Manager**.
- 6. To run the Signal Tap analysis, click the **Run Analysis** button.

#### Figure 4. Run Analysis Button

**Run Analysis Button** 



7. After analysis complete, the data acquisition appears in the **Data** tab.

The trigger for the data acquisition was set to 9 for <code>count\_binary[0..3]</code>. Data acquisition begins or is triggered when the value of <code>count\_binary[0..3]</code> is 9, and <code>seven\_seg[0..6]</code> vector starts displaying its corresponding value.

#### **Related Information**

Intel Quartus Prime Pro Edition User Guide: Programmer





# 2.3. Step 3: Create a New Signal Tap File

Follow these steps to create a new Signal Tap file (.stp) that appropriately defines the Signal Tap settings for this tutorial exercise:

- 1. In the Signal Tap Logic Analyzer window, click **File ➤ New**.
- 2. In the **New File from Template** dialog box, under **Quick Start Group**, select **Default (default selection)**, and then click the **Create** button.
- 3. To save the Signal Tap file, click File ➤ Save As, and save the file as stp\_exercise.stp. Click OK when the following warning appears:

#### Figure 5. Empty Input Warning



- 4. Click **Yes** when prompted to add the file to the current project.
- 5. In the Signal Tap **Setup** tab, double-click anywhere to open the Node Finder.
- 6. In the Node Finder, specify the following search parameters:

#### **Table 2.** Node Finder Search Parameter Values


Search Parameter	Value
Named	*
Filter	Pins: All

- 7. Click the **Search** button. The search results that match the search parameters appear in the **Matching Nodes** list.
- 8. In the matching nodes list, select the **count\_binary [3:0]** and **seven\_seg [6:0]** signals, as the following shows:





Figure 6. Selected count\_binary [3:0] and seven\_seg [6:0] Signals



- 9. Click the **Copy** (>) button to copy the **count\_binary** [3:0] and **seven\_seg** [6:0] signals to the **Nodes Found** list.
- 10. Click the Insert button to insert the Nodes Found into the Data and Setup tabs.
- 11. Click the **Close** button to close the Node Finder. The signals now appear on the **Data** and **Setup** tabs of the Signal Tap GUI.



# 2.4. Step 4: Add the Acquisition Clock

Follow these steps to specify the reference clock that Signal Tap uses during signal acquisition:


- 1. In the Signal Tap **Signal Configuration** pane, click (...) to open the Node Finder.
- 2. In the Node Finder, specify the following search parameters:

**Table 3.** Node Finder Search Parameter Values

Search Parameter	Value
Named	*
Filter	Signal Tap: pre-synthesis

- Click the Search button.
- In the Matching Nodes list, select the clk\_50MHz signal, as the following shows:

Figure 7. Selected clk\_50MHz Signal



- Click the Copy (>) button to copy the clk\_50MHz signal to the Nodes Found list.
- 6. Click the **Insert** button. This clock is now the Signal Tap acquisition clock.
- 7. Click the **Close** button.





# 2.5. Step 5: Add Storage Parameters


Storage parameters define the number of samples the Signal Tap logic analyzer captures and stores, how Signal Tap organizes the sample, and the location of the sample with respect to the trigger activation.

In the Signal Tap **Signal Configuration** pane, specify the following storage parameters for this example:

**Table 4. Storage Parameter Values** 

Storage Parameter	Value
Sample depth	64
Storage qualifier	Transitional
Trigger position	Pre trigger position

Figure 8. Signal Configuration Parameters








#### 2.6. Step 6: Set Trigger Conditions

Follow these steps to set the trigger conditions for Signal Tap capture:


1. In the Signal Tap **Setup** tab, select the **count\_binary[0]** to **count\_binary[3]** signals, right-click and then click **Group**. This action groups the signals into a bus.

Figure 9. Grouping count\_binary Bus




2. Repeat step 1 to group the signals for **seven\_seg[0]** to **seven\_seg[6]**.

#### Figure 10. Grouping Results



3. To view the data for **count\_binary[0..3]** in binary format, right-click **count\_binary[0..3]**, and then click **Bus Display Format** ➤ **Binary**.

Figure 11. Selecting Binary Display Format




4. To better represent and easily read signals for **seven\_seg[0..6]**, right-click **seven\_seg[0..6]**, then click **Mnemonic Table Setup**. The **Mnemonic Table Setup** dialog box appears.






Figure 12. Mnemonic Table Setup



- 5. Click the **Add Table** button, specify Seven Segment Display for the **Name** and a **Width** of 7. Click **OK**.
- 6. Double-click **<<new>>** in the **Pattern** cell to add the mnemonic pattern.

Figure 13. New Cell in Mnemonic Table Setup




- 7. For example, to add number nine as a seven-segment mnemonic pattern, click **Add Entry**, and then specify the following values in the **Add Entry** dialog box before clicking **OK**:
  - Value-010000
  - Radix—Binary
  - Mnemonic—nine
  - Wrap search—Enable






Figure 14. Mnemonic Table Setup




8. Continue to fill the **Pattern** based on Value Representation for count\_binary and seven\_seg Registers, as Complete Pattern in Mnemonic Table Setup shows. Click **OK** when complete.

Figure 15. Complete Pattern in Mnemonic Table Setup



- To set the display format for seven\_seg[0..6], right-click seven\_seg[0..6] in Trigger Conditions, and then click Bus Display Format ➤ Seven Segment Display: width = 7.
- 10. To set **seven\_seg[0..6]** as the current trigger conditions, double-click the **seven\_seg[0..6]** cell, and then type five in the **Trigger Conditions** column.

Figure 16. Set Current Trigger Conditions








- 11. To compile the design that includes this Signal Tap instance, click **Processing** ➤ **Start Compilation** in the Intel Quartus Prime software. Close the Timing Analyzer that automatically appears following successful compilation.
- 12. In the Signal Tap logic analyzer, program the board and click **Run analysis**. The following figure shows the expected result with seven\_seg[0..6] == five as the trigger.

Figure 17. Expected Results



13. To expand the bus group and view the signal for each sample, click the + icon

Figure 18. Expanded Group









# 3. Document Revision History of AN 1005: Signal Tap Logic Analyzer Getting Started Tutorial

Document Version	Intel Quartus Prime Version	Changes
2024.02.15	23.4	First version of document.