

# Designing Carry Look Ahead Adder to Enrich Performance using One Bit Hybrid Full Adder

Meghana Rao Ravula

Department of Electronics and Communication Engineering  
Vardhaman College of Engineering  
Hyderabad ,Telangana  
rphaniv@vardhaman.org

Abhishek Potharaju

Department of Electronics and Communication Engineering  
Vardhaman College of Engineering  
Hyderabad, Telangana

R Phani Vidyadhar

Assistant Professor, Department of Electronics and  
Communication Engineering  
Vardhaman College of Engineering  
Hyderabad, Telangana

Integration(VLSI ) [3].




Fig 1: Schematics full adder




Fig 2: Wave form of full adder

## I.INTRODUCTION

Adders had became one of the important circuit in electronics. It performs the addition of numbers. Adders circuits are used in designing of Arithmetic Logic Unit (ALU) which is the major component of computer. It does operations like increment and decrement and also calculate table indices, addresses. Adders are The major concern nowadays in devices that are portable like cell phones, laptops etc. is about battery life and performance the devices with huge battery life and good performance having high demand so, many of the researchers working on new technologies of Very Large Scale

## II. ONE BIT HYBRID FULL ADDER

By relating normal static full adder with hybrid, Hybrid one has more efficiency. Hybrid adder means designing the circuit by incorporating profuse logic styles such as transmission gate and PTL in one circuit[2]. The main aim of the proposed design is to bring down the PDP, delay and power and make the circuit optimized[1]. The design is split into 3 parts, part1 and part2 are used for generating SUM and part3 generates CARRY (Cout). So every part is designed to get the desired output with low power and delay values[2].




Fig 3:Schematics of one Bit hybrid full adder

By observing the above diagram XNOR part generate SUM transistors p1 and n1 produces B and p3 and n3 pass transistors are used to eliminate voltage declining caused by the not gate . To complete the entire SUM transistors p4, n4, p5, n5, p6, n6 are used[6]. Hence SUM is analyzed and next comes carry, carry Cout is obtained with the help of n7, p7, n8, p8 transistors which acts transmission gate and therefore carry also obtained[10].



Fig 4: Schematics of one Bit hybrid full adder

## III. APPLICATION OF ONE BIT HYBRID FULL ADDER AS CARRY LOOK AHEAD (CLA) ADDER

The carry-look ahead adder (CLA) or fast adder is one of the best application of one bit hybrid full adder . A carry lookahead adder is more efficient because of its speed and reduced delay while calculating carry bits[4]. But when it is related to ripple carry adder with carry look ahead adder the delay is high in ripple carry adder because the carry has to pass through every stage so it obviously increases the delay[7]. So, to overcome this problem carry look adder is preferred over ripple carry adder. The carry look ahead adder produces the sum without waiting for the carry in this way delay is reduced. Carry-Look Ahead Adder (CLA) is constructed by cascading the one bit hybrid full adder circuit in parallel form.




Fig 5: Block diagram of Carry Look Ahead (CLA) logic

**Working :** The above diagram is used to calculate addition of any 4 bit number initially the carry is 0 (grounded) the diagram also consist of combinational circuit .It uses the concept of carry propagator and carry generator .irrespective of the values carry input ( 0 and 1) if a carry is generated then those values of A and B are called as carry generators[. As a result the addition of two numbers A and B is done very fast without waiting for the previous carry

$$Pi = Ai \text{ XOR } Bi$$

$$Gi = Ai \text{ AND } Bi$$

$$\text{SUM} = Ai \text{ XOR } Bi \text{ XOR } Cin$$

$$Ci+1 = Pi Ci + Gi$$

By the help of above equations, the remaining values are calculated. So finally the addition of two numbers of 4 bits is done with the proposed circuit and it is observed that carry look ahead adder produces the output very fast when related with existing ripple carry adder[9].

#### IV. SIMULATION RESULTS




Fig 6. Schematics of Carry Look Ahead ( CLA) Logic Circuit



Fig 7. Schematics of Carry Look Ahead ( CLA) Logic Circuit




Fig 8. Wave forms of Carry Look Ahead ( CLA)




Fig 9 : Operations of Waveforms

#### V. PROPOSED CALCULATIONS

TABLE I. CARRYLOOK AHEAD ADDER(CLA)

Parameters	Results
<b>Power</b>	1.26uW
<b>Delay</b>	51.6ps
<b>Power Delay Product</b>	65.01x10 <sup>-18</sup>

TABLE II. FULL ADDER USING 28 TRANSISTORS

Parameters	Results
<b>Power</b>	442nW
<b>Delay</b>	171ps
<b>Power Delay Product</b>	31.3x10 <sup>-13</sup>

TABLE III. FULL ADDER USING 13 TRANSISTORS

Parameters	Results
<b>Power</b>	523uW
<b>Delay</b>	130ps
<b>Power Delay Product</b>	6.79x10 <sup>-11</sup>

TABLE IV. FULL ADDER USING 10 TRANSISTORS

Parameters	Results
<b>Power</b>	162uW
<b>Delay</b>	51.3ps
<b>Power Delay Product</b>	8.31x10 <sup>-13</sup>

**TABLE V. HYBRID ONE BIT FULL ADDER**

Parameters	Results
<b>Power</b>	400nW
<b>Delay</b>	5ps
<b>Power Delay Product</b>	$2.11 \times 10^{-15}$

**TABLE VI. RCA USING HYBRID ONE BIT FULL ADDER**

Parameters	Results
<b>Power</b>	13.8uW
<b>Delay</b>	100ps
<b>Power Delay Product</b>	$13.8 \times 10^{-13}$

## VI. CONCLUSIONS

The design of Carry look Ahead adder (CLA) was designed and implemented in cadence virtuoso tool in 90nm technology and simulated with 1.0v power supply ,the main moto of this design of Carry look Ahead adder(CLA) is to analyze and understand the performance metrics by comparative study of adders with different design styles or different logic styles like full adder using 28 transistors, full adder using 13 transistors, full adder using 10 transistors, 1 bit hybrid full adder and Ripple carry adder using 1 bit hybrid full adder. Also calculated power, delay and power delay product for all the above designs, hence the power, delay and power delay product are very less for carry look ahead adder.

## VII. REFERENCES

[1]. A. BAGWARI and I. KATNA, "Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit," 2019 11th International Conference on Computational Intelligence and Communication Networks (CICN), 2019, pp. 124-127, doi: 10.1109/CICN.2019.8902351.

[2]. Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar and Anup Dandapat, "Performance Analysis of low power high speed 1-bit hybrid full adder circuit", IEEE Transactions on Very Large Scale Integration(VLSI) Systems(2014).

[3]. D. Radhakrishnan, "Low-voltage low-power CMOS full adder," IEE Proc.-Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. (2013)

[4]. Subodh Wairyal, Rajendra Kumar Nagaria2 "New Design Methodologies for High-Speed Mixed-Mode CMOS Full Adder Circuits" International Journal of VLSI design & Communication Systems (VLSICS), Vol. 2, No.2, June 2011.

[5]. C. Tung, Y. Hung, S. Shieh and G. Huang, "A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System," 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 2007, pp. 1-4, doi: 10.1109/DDECS.2007.4295280.

[6]. S. Goel, A. Kumar and M. A. Bayoumi, "Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 12, pp. 1309-1321, Dec. 2006, doi: 10.1109/TVLSI.2006.887807.

[7]. N. H. E. Weste, D. Harris, and A. Banerjee, CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ed. Delhi, India: Pearson Education, 2006.

[8] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Delhi, India: Pearson Education, 2003.

[9]. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," in IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, July 1997, doi: 10.1109/4.597298.

[10]. A. Bhaskar, "Design and analysis of low power SRAM cells," 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), 2017, pp. 1-5, doi: 10.1109/IPACT.2017.8244888.