John Arena

Professor Gertner

CSC 342/343

Lab 4

Due 4/17/19

Spring 2019

NOT COMPLETED YET

Table of Contents

Section 1) Objective	pg. 3	
Section 2) Description and Specification	pg. 3	
Section 3) Simulations	pg. 31	
Section 4) Demonstration Pictures	pg. 45	
Section 5) Conclusion	pg. 50	

Section 1) Objective

For this **Final Lab**, we will be designing a single cycle CPU based on 32 MIPS instruction set. This will be be essentially combing all the previous labs done so far. R and I instruction types will be supported.

- Input machine instructions you want to execute into SRAM memory on the board using switches. Have to store the address of first instruction in a register.
- Input data to SRAM using switches.
- Load the first instruction from SRAM into Instruction Register
- Start execution
- Display the final result using Seven Segment Displays

Section 2) Description and Specifications

Single Cycle CPU

We will be designing a single cycle cpu, which is a CPU that does everything on one clock cycle. That is load things into registers, do computations, increment PC, etc. Below in Figure 1 is a diagram




Figure 1: Single Cycle CPU

As can be seen, this has a lot of components from previous labs. For example, a 32 bit adder for incrementing the PC Counter, SRAM from Lab 2 for Instruction Memory, sign extender from

Lab3, and so on! So what are the new components? They are: Register Memory, Control Unit, ALU Control, ALU, and Data Memory.

Register Memory

Starting with Register Memory, this is essentially the MIPS Registers. 32 registers in total. It has 3 register inputs, two sources and a destination. We know from MIPS green sheet





Figure 2: Mips format instructions

that this is for R format. For I format, we will have a mux that let's us just use two of the inputs. Then, there is a data input for **load word**, a clock pin and a write enable pin. Outputs are qa and qb of read address a and b, respectively. Below is a picture of the circuit. It is a combination of two 2-port rams, with them sharing the same write registers, which is fine according to intel.






Figure 2a: 3ramport built using 2ramports.

Control Unit

Next is the control unit. This takes in the upper [31..26] bits of the instruction, which we know from MIPS instructions that those bits is the opcode. The control unit will then basically output enable lines for other things on the circuit, which we will refer to as control lines, since they control things on the circuit. Below is the VHDL code with the appropriate comments.

```
);
end Arena Control;
architecture Arena Control arch of Arena Control is
begin
      process (Arena opCode)
      begin
            case Arena opCode is
                  when "000000" => -- R Type Instruction, ex add, sub
                  Arena controlLines <= "1000001"; -- RegDst, RegWrite
                  Arena aluOP <= "010";
                  when "100011" => -- I Type instruction, load word
                  Arena controlLines <= "1101100"; -- RegWrite, ALUSrc,
MemToReg, MemRead
                  Arena aluOP <= "000";</pre>
                  when "101011" => -- I type instruction, save word
                  Arena controlLines <= "0110000"; -- ALUSrc, MemWrite
                  Arena aluOP <= "000";
                  when "000100" ⇒> -- I type instruction, branch on equal
                  Arena controlLines <= "0000010";
                  Arena aluOP <= "001";
                  when "001101" => -- I type instruction ,ORI (used for
things such as load immediate)
                  Arena_controlLines <= "1100000"; -- RegWrite, ALUSrc
                  Arena aluOP <= "111"; --"111"
                  when others =>
                  null;
            end case;
      end process;
end Arena Control arch;
```

Figure 3: Control Unit VHDL



As can be seen, based on a certain opcode, we get a certain output for control lines and aluOP. What is ALUOp? This is an opcode that is sent to the next circuit, the ALU Control unit. It will serve as a purpose to help figure out which operation to perform for whichever instruction.

ALU Control

The ALU Control tells the ALU what operation to perform. First, what is ALU? It means Arithmetic Logical Unit, hence the name since it performs operations. The ALU Control's truth table was provided by the textbook, but I extended it to below.

ALUOP2	ALUOP1	ALUOP0	<u>F5</u>	<u>F4</u>	<u>F3</u>	<u>F2</u>	<u>F1</u>	<u>F0</u>	Operation
0	0	0	X	X	X	X	X	X	0010
0	0	1	X	X	X	X	X	X	0110
0	1	0	X	X	0	0	0	0	0010
0	1	X	X	X	0	0	1	0	0110
0	1	0	X	X	0	1	0	0	0000
0	1	0	X	X	0	1	0	1	0001
0	1	X	X	X	1	0	1	0	0111
1	1	1	0	0	1	1	0	1	0001

Figure 4: ALU Control Truth Table

Based on those inputs, we will get a certain output to be fed to the ALU. Below is the VHDL Code.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 5 - FINAL LAB - Spring 2019
Due: 5/15/19
-- Arena_ALU_Control_VHDL.vhd

library ieee;
use ieee.std_logic_1164.all;

entity Arena ALU Control VHDL is
```

```
port(
            Arena ALUop: in std logic vector(2 downto 0); -- op code
            Arena func: in std logic vector (5 downto 0); -- func code
            Arena operation: out std logic vector(3 downto 0) -- operation
out
            );
end Arena ALU Control VHDL;
architecture Arena ALU Control VHDL arch of Arena ALU Control VHDL is
begin
      process (Arena func, Arena ALUop)
      begin
            case Arena func is
                  when "000000" => -- Add
                        if(Arena ALUop = "010") then
                              Arena_operation <= "0010";</pre>
                        else
                              null;
                        end if;
                  when "010000" => -- Add
                        if(Arena ALUop = "010") then
                              Arena operation <= "0010";
                        else
                              null;
                        end if;
                  when "100000" => -- Add
                        if(Arena ALUop = "010") then
                              Arena operation <= "0010";
                        else
                              null;
                        end if;
                  when "110000" => -- Add
                        if(Arena ALUop = "010") then
                              Arena operation <= "0010";
                        else
                              null;
                        end if;
                  when "000010" => -- Sub
                        if (Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena_operation <= "0110";
                        else
                              null;
                        end if;
                  when "010010" => -- Sub
                        if(Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena operation <= "0110";
                        else
                              null;
                        end if;
                  when "100010" => -- Sub
                        if(Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena operation <= "0110";
                        else
                              null:
                        end if;
```

```
when "110010" => -- Sub
      if(Arena ALUop = "010" or Arena_ALUop = "011") then
            Arena operation <= "0110";
      else
            null;
      end if;
when "000100" => -- AND
      if(Arena ALUop = "010") then
            Arena operation <= "0000";
      else
            null;
      end if;
when "010100" => -- AND
      if(Arena ALUop = "010") then
            Arena operation <= "0000";
      else
            null;
      end if;
when "100100" => -- AND
      if(Arena ALUop = "010") then
            Arena_operation <= "0000";</pre>
      else
            null;
      end if;
when "110100" => -- AND
      if(Arena ALUop = "010") then
            Arena operation <= "0000";
      else
            null;
      end if;
when "000101" => -- OR
      if(Arena ALUop = "010") then
            Arena_operation <= "0001";</pre>
      else
            null;
      end if:
when "010101" => -- OR
      if(Arena ALUop = "10") then
            Arena operation <= "0001";
      else
            null;
      end if;
when "100101" => -- OR
      if(Arena ALUop = "010") then
            Arena operation <= "0001";
      else
            null;
      end if;
when "110101" => -- OR
      if(Arena_ALUop = "010") then
            Arena operation <= "0001";
      else
            null;
      end if;
```

```
when "001010" => -- Set Less Than
                        if(Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena operation <= "0111";
                        else
                              null;
                        end if;
                  when "011010" => -- Set Less Than
                        if(Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena operation <= "0111";
                        else
                              null;
                        end if;
                  when "101010" => -- Set Less Than
                        if(Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena operation <= "0111";
                        else
                              null;
                        end if;
                  when "111010" => -- Set Less Than
                        if(Arena ALUop = "010" or Arena ALUop = "011") then
                              Arena operation <= "0111";
                        else
                              null;
                        end if;
                  when others =>
                  null:
            end case;
            case Arena ALUop is
                  when "000" => -- Add for SW
                        Arena operation <= "0010";
                  when "001" => -- Sub for LW
                        Arena_operation <= "0110";</pre>
                  when "111" => -- OR for ORI
                        Arena operation <= "0001";
                  when others =>
                        null;
            end case;
      end process;
end Arena_ALU_Control_VHDL_arch;
```

Figure 5: ALU Control VHDL

```
Arena_ALU_Control_VHDL

Arena_ALUop[2..0] Arena_operation[3..0]

Arena_func[5..0]

inst
```

ALU

This is the Arithmetic Logical Unit. This performs the operations between the register data coming from the Register Memory outputs QA and QB, respectively. It uses the output from the last circuit, ALU Control, to determine which operation to take. Below is a table from the book Im basing my operations on.

ALU control lines	Function	
0000	AND	
0001	OR	
0010	add	
0110	subtract	
0111	set on less than	
1100	NOR	

Figure 6: Operations corresponding to Alu Control Output

This circuit will take two inputs and perform the corresponding operation above according to the table. Below is the VHDL code.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 5 - FINAL LAB - Spring 2019
Due: 5/15/19
-- Arena ALU.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Arena ALU is
     port(
            Arena IN A: in std logic vector (31 downto 0); -- 32 bit input A
            Arena IN B: in std logic vector (31 downto 0); -- 32 bit input B
            Arena ALU IN Operation: in std logic vector(3 downto 0); --
Operation input
            Arena ALU OUT: out std logic vector(31 downto 0); -- 32 bit
output of ALU
            Arena ALU Zero: out std logic -- zero flag branch, set less than,
etc.
end Arena ALU;
```

```
architecture Arena ALU arch of Arena ALU is
signal Arena sign conv A : signed(31 downto 0);
signal Arena sign conv B : signed(31 downto 0);
signal Arena arithmetic conv : signed (31 downto 0);
begin
      process(Arena ALU IN Operation)
      begin
            case Arena ALU IN Operation is
                  when "0000" => -- Operation bitwise AND
                  Arena ALU OUT <= Arena IN A and ARENA IN B;
                  when "0001" => -- Operation bitwise OR
                  Arena ALU OUT <= Arena IN A or ARENA IN B;
                  when "0010" => -- Operation ADDITION
                        Arena sign conv A <= signed (Arena IN A);
                        Arena_sign_conv_B <= signed(Arena_IN_B);</pre>
                        Arena arithmetic conv <= Arena sign conv A +
Arena sign conv B;
                        Arena ALU OUT <=
std logic vector(Arena arithmetic conv);
                  when "0110" => -- Operation SUBTRACT
                        Arena sign conv A <= signed (Arena IN A);
                        Arena sign conv B <= signed (Arena IN B);
                        Arena arithmetic conv <= Arena sign conv A -
Arena sign conv B;
                        Arena_ALU OUT <=
std logic vector(Arena arithmetic conv);
                        if(Arena arithmetic conv =
"000000000000000000000000000000000") then
                              Arena ALU Zero <= '1';
                        else
                              Arena ALU Zero <= '0';
                        end if;
                  when "0111" => -- Set on less than
                        if(Arena IN A < Arena IN B) then</pre>
                              Arena ALU Zero <= '1';
                        else
                              Arena ALU Zero <= '0';
                        end if;
                  when others =>
                  null;
            end case;
      end process;
end Arena ALU arch;
```

Figure 7: ALU VHDL Code

```
Arena_ALU

Arena_IN_A[31..0] Arena_ALU_OUT[31..0]

Arena_IN_B[31..0] Arena_ALU_Zero

Arena_ALU_IN_Operation[3..0]
```

Data Memory

Finally there is the Data Memory. This is actually not as hard as it sounds in VHDL. I essentially made an array of 256 locations, each with 32 bit logic vectors. The reason I only made it 256 locations and not any bigger was I have a compiling time issue that makes it almost 20 minutes to compile if any larger! So I made it 256 for the sake of compiling, but it can be extended if I can resolve the issue. It takes in an address for writing to data, and data in for data to write, which usually comes from the ALU (or sometimes save word taking information from the register to save into memory). Below is the VHDL code

```
-- (First, Last) John Arena - CSC 342/343 - Lab 5 - FINAL LAB - Spring 2019
Due: 5/15/19
-- Arena DataMemory.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Arena DataMemory is
     port(
            Arena memWrite, Arena memRead: in std logic; -- Control Line
inputs
            Arena address: in std logic vector(7 downto 0); -- 10 bit address
            Arena writeData: in std logic vector(31 downto 0); -- 32 bit
address, 32 bit input data
            Arena readData: out std logic vector(31 downto 0) -- Read data
(out) 32 bits
     );
end Arena DataMemory;
architecture Arena DataMemory arch of Arena DataMemory is
type dataMem loc array is array(0 to 255) of std logic vector(31 downto 0); -
- 256 locations of 32 bit data
signal dataMem loc : dataMem loc array;
process(Arena memWrite, Arena memRead)
      if(Arena memWrite = '1') then -- If memWrite enabled
            dataMem loc(to integer(unsigned(Arena address))) <=</pre>
Arena writeData; -- Write data
      else
            null;
      end if;
      if(Arena memRead = '1') then -- if memRead enabled
```

```
Arena_readData <=
dataMem_loc(to_integer(unsigned(Arena_address)));
    else
        null;
    end if;
end process;
end Arena_DataMemory_arch;</pre>
```

Figure 8: Data Memory VHDL Code



Section 3) Simulations

Below are simulations for components



Figure 9: Data Memory Simulation

As can be seen, once the clock goes high, the data on the 4th line is read from the address that it was stored at the beginning of the simulation.




Figure 10: PC Incrementor

Here is the PC Incrementor. It increments the PC by 4. (Remember, each location is 4 bytes long!)




Figure 11: SRAM

Here is the SRAM simulation. Write Enable is high, and instruction is loaded in. RAM shows what is stored, and test refers to the PC Counter. As we can see, instructions are loaded at the appropriate times as the PC Counter increments.




Figure 12: Shift left

This is the shift left unit. It is used for branching.




Figure 13: Sign Extension

This is the sign extension unit. It is for extending I instruction immediate values from 16 bits to 32 bits. Notice it also copies the sign, for example, FD48 has a sign bit for a negative value, so its extension is FFFFFD4B.



Figure 14: CPU TEST

These are for loading immediates into registers, 0 10 and 2 respectively. We know by going into MARS Simulator that LI instruction is really ORI with the result you want to store OR'd with the zero register. The last instruction adds 2 and 0. These are the instructions below. Note I used registers that are not generally used for the purposes of storing numbers for additions, I just used them for simplicity of entering on the board.

ORI \$at \$zero 0x0000

Hex: 0x34010000

ORI \$v0 \$zero 0x000A

Binary: 001101000000001000000000000001010

Hex:0x3402000A

ORI \$v1 \$zero 0x0002

Binary: 001101000000001100000000000000010

Hex: 0x34030002

ADD \$at \$at \$v1 - adds 0 and 2 and stores two into at.

Binary: 00000000001000110000100000100000


Hex: 0x00230820


These conversions were done by using the tool found at


https://www.eg.bucknell.edu/~csci320/mips_web

Section 4) Demonstration Pictures

(Not every case is shown in the pictures, all cases shown in video)







Section 5) Conclusion

In this lab, I designed various control units to control the datapath for the single cycle cpu. It wasn't too difficult as long as you read the textbook and the appendixs online for the design of things such as the ALU Control. I found out about the issues of getting things in a single cycle as described in class, as some instructions take longer to execute then others. Overall at the end I ran out of time, due to being behind due to a personal emergency I talked to Professor Gertner about through slack, I believe if I had more time I could of tested the rest on the board.