John Arena

Professor Gertner

CSC 342/343

Lab 2

Due 3/13/19

Spring 2019

90% FINISHED

Table of Contents

Note: Files sent to your email address on 12/3/18

Section 1) Objective	pg. 3
Section 2) Description and Specification	pg. 3
Section 3) Simulations	pg. 24
Section 4) Demonstration Pictures	pg. 40
Section 5) Conclusion	pg. 51

Section 1) Objective

For this lab, the objective will be to create a static random-access memory (also known as **SRAM**) chip using D-Latches. We will be able to store multiple bits at various addresses. Then we can output the values in a 7-segment display. So the following objectives must be completed

- Designing a 16x4 SRAM connected to a 4 to 7 decoder to output to a 7-segment display. Input will be using 4 signals and a key signal to write to memory.
- Designing a 16x32 SRAM. An appropriate decoder must be attached. Must figure out how to input a 32bit number with a limited number of switches available. Then the decoder will output to a 7-segment display.
- Design a 16x4 SIGNED SRAM
- Verifying their correctness using waveform simulations
- Programming pin assignments for the board

Section 2) Description and Specifications

SR Latch

The first circuit I will be designing is a **SR Latch**. "A latch is a binary storage device, composed of two or more gates, with feedback, that is, for the simplest two-gate latch, the output of each gate is connected to the input of the other gate"[1]. This simplest type of latch is called an SR Latch. On the next page in **num here** shows this latch.




Figure 1: SR Latch

The SR Latch works as follows. If both the *Set* and *Reset* inputs are both 0, there is no change. If *Reset* is on, obviously there's a reset on output Q, and if *Set* is on, obviously Q is set. Both *Reset* and *Set* produces undefined behavior.

Table 1 below shows the truth table of a **SR Latch**. I will denote the two inputs as S and R and the output as Q and Q'.

<u>S</u>	<u>R</u>	Q	<u>Q'</u>
0	0	Q	Q'
0	1	0	1
1	0	1	0
1	1	Undefined	Undefined

Table 1: SR Latch Truth Table

The equations representing them are shown below in Equation 1

$$Q = R \downarrow \hat{Q}_p$$
$$\hat{Q} = S \downarrow \hat{Q}_p$$

Equation 1: Equations for SR Latch

The upside-down arrow denotes NOR. So this design will be composed of two NOR gates. The design of NOR gates can be designed using transistors, but are not within the scope of this course, so shall not be discussed.

The inputs and outputs will be assigned as follows on our board, seen in Figure 2 below. It comes from the pin assignment text file for this circuit.

Figure 2: Pin Assignment for SR Latch

The format is as follows. To, Location. To is the input/outputs from the object file. The Location is the appropriate pins used for inputs and outputs. The pins are gotten from the pin assignment file.

On the next page in Figure 3 is the design I made in Quartus for the SR Latch.




Figure 3: SR Latch at the Logic Level

As can be seen in the figure, the output consists of two 2-input NOR gates connected to the appropriate inputs, described in Equation 1.

Below in Figure 4 is the VHDL code for the circuit, generated by the MegaWizard tool.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 1 - Spring 2019 Due: 2/20/19
-- megafunction wizard: %LPM MUX%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: LPM MUX
-- File Name: Arena muxLPM.vhd
-- Megafunction Name(s):
               LPM MUX
-- Simulation Library Files(s):
                lpm
  ______
  THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
```

```
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorized distributors. Please refer to the
--applicable agreement for further details.
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY lpm;
USE lpm.lpm components.all;
ENTITY Arena muxLPM IS
      PORT
      (
                           : IN STD_LOGIC ; --Appropriate inputs/ outputs
: IN STD_LOGIC ; --for the external interface
            Arena data0
            Arena_data1
            Arena sel
                             : IN STD LOGIC ;
            Arena result
                                   : OUT STD LOGIC
      );
END Arena muxLPM;
ARCHITECTURE SYN OF arena muxlpm IS
      type STD LOGIC 2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of
STD LOGIC;
      SIGNAL Arena sub wire0 : STD LOGIC VECTOR (0 DOWNTO 0); Various vars
      SIGNAL Arena sub wirel : STD LOGIC ;
      SIGNAL Arena_sub_wire2 : STD_LOGIC ;
      SIGNAL Arena_sub_wire3 : STD_LOGIC_2D (1 DOWNTO 0, 0 DOWNTO 0);
      SIGNAL Arena sub wire4 : STD LOGIC ;
      SIGNAL Arena sub wire5 : STD LOGIC ;
      SIGNAL Arena_sub_wire6 : STD LOGIC VECTOR (0 DOWNTO 0);
BEGIN
      Arena_sub_wire4 <= Arena_data0; --Appropriate assignments</pre>
      Arena sub wire1 <= Arena sub wire0(0);
      Arena result <= Arena sub wire1;
      Arena sub wire2 <= Arena data1;
      Arena sub wire3(1, 0) <= Arena sub wire2;
      Arena_sub_wire3(0, 0) <= Arena_sub_wire4;
      Arena sub wire5 <= Arena sel;
      Arena sub wire6(0) <= Arena sub wire5;
      LPM MUX component : LPM MUX
      GENERIC MAP ( -- Passing information to an entity
            lpm size => 2,
            lpm_type => "LPM_MUX",
            lpm width => 1,
            lpm widths => 1
      PORT MAP ( -- Port maps
            data => Arena sub wire3,
            sel => Arena sub wire6,
            result => Arena sub wire0
```

);

```
END SYN;
-- CNX file retrieval info
-- Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone II"
-- Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
-- Retrieval info: PRIVATE: new diagram STRING "1"
-- Retrieval info: LIBRARY: lpm lpm.lpm components.all
-- Retrieval info: CONSTANT: LPM SIZE NUMERIC "2"
-- Retrieval info: CONSTANT: LPM TYPE STRING "LPM MUX"
-- Retrieval info: CONSTANT: LPM WIDTH NUMERIC "1"
-- Retrieval info: CONSTANT: LPM WIDTHS NUMERIC "1"
-- Retrieval info: USED PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
-- Retrieval info: USED PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
-- Retrieval info: USED PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
-- Retrieval info: USED PORT: sel 0 0 0 0 INPUT NODEFVAL "sel"
-- Retrieval info: CONNECT: @data 1 0 1 0 data0 0 0 0 0
-- Retrieval info: CONNECT: @data 1 1 1 0 data1 0 0 0 0
-- Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0
-- Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0
-- Retrieval info: GEN FILE: TYPE NORMAL Arena muxLPM.vhd TRUE
-- Retrieval info: GEN FILE: TYPE NORMAL Arena muxLPM.inc FALSE
-- Retrieval info: GEN FILE: TYPE NORMAL Arena muxLPM.cmp TRUE
-- Retrieval info: GEN FILE: TYPE NORMAL Arena muxLPM.bsf FALSE
-- Retrieval info: GEN FILE: TYPE NORMAL Arena muxLPM inst.vhd FALSE
-- Retrieval info: LIB FILE: lpm
```

Figure 4: VHDL Code for 2to1 Mux

Control SR Latch

The second circuit I will be designing is a **Control SR Latch.** A Control SR Latch is similar to a SR Latch, except we now have a control bit that determines the state changes. When the control bit is 0, there is no change and the previous state remains the same. When the control bit is 1, then the circuit acts like a normal SR Latch. On the next page in **num here** is a diagram of one.




Figure 4: VHDL Code for 2to1 Mux

Knowing these rules, below in Table 2 describes the functionality of a Control SR Latch, with C denoting Control.

<u>C</u>	<u>S</u>	<u>R</u>	Q	<u>Q'</u>
0	0	0	Q	Q'
0	0	1	Q	Q'
0	1	0	Q	Q'
0	1	1	Q	Q'
1	0	0	Q	Q'
1	0	1	0	1
1	1	0	1	0
1	1	1	Undefined	Undefined

Table 2: Control SR Latch Truth Table

We can derive the Boolean algebra expression of a 1-bit adder from table 3. Looking at the table, we get the following in equation 2 below.

$$Q=(S\,\uparrow C)\uparrow Q'$$

$$Q' = (R \ \uparrow C) \uparrow Q'$$

Equation 2: Output of Control SR Latch

Looking at these functions, the arrow pointing up denotes NAND. So, these will be created using NAND gates, specifically 4 NAND gates by looking at the equation.

The inputs and outputs will be assigned as follows on our board, seen in Figure 5 below. It comes from the pin assignment text file for this circuit.

To, Location
Arena_S, PIN_N25
Arena_R, PIN_N26
Arena_C, PIN_P25
Arena_Q, PIN_P25
Arena_Q_NOT, PIN_AE23

Figure 5: Pin Assignment for 2to1 Mux

There is 3 input switches used and 2 output LEDs. Below in Figure 6 is the design I made in Quartus for the Control SR Latch.




Figure 6: Control SR Latch at Gate Level

As seen in the figure, there are three inputs, S and R in their own respective NAND gates but both sharing the control bit, and the outputs going into a structure similar to the SR Latch designed previously, except that here the SR Latch uses NAND gates. This is okay! SR Latches can be designed using NAND or NOR gates, the truth table will change a bit but the functionality is the same.

On the next page in Figure 7 is the VHDL code I created for the 1-bit Half Adder.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 1 - Spring 2019 Due: 2/20/19
-- Arena HalfAdder.vhd
library ieee;
use ieee.std logic 1164.all;
Entity Arena HalfAdder is
      Port(
            Arena_X, Arena_Y: in std_logic;
                                               -- Two Inputs for X and Y
            Arena Sum, Arena CarryOut: out std logic -- Two outputs for the
Sum and the CarryOut bit.
      );
end Arena HalfAdder; -- End of Entity Arena HalfAdder
Architecture Arena Arch HalfAdder of Arena HalfAdder is -- Architecture of
the Entity (Describes functionality)
begin
      Arena Sum <= (Arena X xor Arena Y); -- Sum = X XOR Y
      Arena CarryOut <= (Arena X and Arena Y); -- Carryout = X*Y
end Arena Arch HalfAdder; -- End of Architecture statement
```

Figure 7: 1-bit Half Adder VHDL Code

D Latch

The third circuit I will be designing is a **D Latch.** A D Latch is the same as a Control SR Latch **EXCEPT** S and R have been replaced with D and D', respectively. This will assure that the circuit will never run into the case where S and R are both 1. This eliminates the undefined state.

Knowing these rules, below in Table 4 describes the functionality of a D Latch.

<u>C</u>	<u>D</u>	Q	<u>Q'</u>	<u>State</u>
0	X	Q	Q'	No Change
1	0	0	1	Reset
1	1	1	0	Set

Table 4: D Latch Truth Table

We can derive the Boolean algebra expression of a D Latch looking at table 4. Looking at the table, we get the following in equation 3 below.

$$Q = (D \uparrow C) \uparrow Q'$$
$$Q' = (D' \uparrow C) \uparrow Q$$

Equation 3: Output of D Latch

Looking at these equations, again, the up arrow denotes a NAND gate. So there are three inputs and 4 NAND gates.

The inputs and outputs will be assigned as follows on our board, seen in Figure 8 below. It comes from the pin assignment text file for this circuit.

Figure 8: Pin Assignment D Latch

There is 3 input switches used and 2 output LEDs. Below in Figure 10 is the D Latch




Figure 10: 1-bit Full Adder

As seen in the figure, it's the same as the Control SR Latch except with S and R replaced with D and D', respectively.

On the next page in figure 11 is the VHDL code I created for the 1-bit Full Adder.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 1 - Spring 2019 Due: 2/20/19
-- Arena FullAdder.vhd
library ieee;
use ieee.std logic 1164.all;
entity Arena FullAdder is
     port(
            Arena X, Arena Y, Arena CarryIn : in std logic; -- Three inputs,
X, Y and CarryIn
            Arena Sum, Arena CarryOut : out std logic -- Two outputs, Sum
and CarryOut
      );
      end Arena FullAdder; -- End of entity
architecture Arena Arch FullAdder of Arena FullAdder is -- Architecture
describing functionality
      signal Arena Sum1, Arena CarryOut1, Arena CarryOut2 : std logic; --
Variables for mapping
      component Arena HalfAdder -- Using Half Adder component
     port(
            Arena X, Arena Y : in std logic;
            Arena Sum, Arena CarryOut : out std logic
end component;
begin
      HA1: Arena HalfAdder port map (Arena X, Arena Y, Arena Sum1,
Arena CarryOut1);
      -- X into X, Y into Y, Sum1 out of Sum1, Co1 out of Co1
      HA2: Arena HalfAdder port map (Arena Sum1, Arena CarryIn, Arena Sum,
Arena CarryOut2);
   -- Sum1 into X, Ci into Y, Sum out as final Sum, CarryOut2 out of
CarryOut2
      Arena CarryOut <= Arena CarryOut1 or Arena CarryOut2; -- Final
CarryOut
      --Sum is already final, don't need a statement
end Arena Arch FullAdder; -- end of architecture
```

Figure 11: 1-bit Full Adder VHDL Code

Static-RAM Cell with Master Slave D Flip Flops

The fourth circuit I will be designing is a **Static Ram Cell** using **Master-Slave D Flip Flop.** First, a flip flop is a "clocked binary storage device, that stores either a 0 or 1. Under normal operation, that value will only change on the appropriate transition of the clock. The state

of the system (that is, what is in memory) changes on the transition of the clock".[2] A Master-Slave D Flip Flop is two D Latches connected in series. The outputs of the first D Latch serve as the inputs of the second D Latch. So Q1 goes to D2 and D2'. But one thing to note is the control bit is now considered the clock bit, and it's inverted into the first D Latch, not to the second. This is a negative edge-triggered circuit, rather than a positive/pulse-triggered circuit. So the output Q1 will equal input D only on a clock falling edge in this case. So Q only changes once the clock goes from 1 to 0.

The difference between this and the latch is this flip flop depends on the transition of the clock signal from 1 to 0, while the latch depends on the current state of the clock signal. Below is a truth table denoting the behavior, with m and s denoting master and slave, respectively.

Clock	<u>Dm</u>	<u>Cm</u>	<u>Ds</u>	<u>Cs</u>	Q
0	D1	1	Q1	0	Q0
1	D2	0	Q1	1	Q1
0	D3	1	Q3	0	Q1
0	D4	1	Q4	0	Q1
1	D5	0	Q4	1	Q4
1	D6	0	Q4	1	Q4

Table 5: Master-Slave D Flip Flop Truth Table

As said, the design will be a Static-RAM Cell. It will be designed using the master-slave d flip flops. An SRAM cell has 3 inputs.

- IN: This is the Latch Data Input.
- Select Chip: This input activates the SRAM Cell when it is high. If it is low, then the cell will **not** store the data, and there will be no output.
- Write Enable: This input allows the latch to store the data from the IN data input.

The SRAM cell will also utilize another gate called a **Tristate Logic Buffer.** It has two inputs, A and B and an output C. It works as follows. When B = 1, C = A. Otherwise, C = Z (which denotes nothing). The truth table is shown below in table **num here**.

<u>A</u>	<u>B</u>	<u>C</u>
0	0	Z
0	1	0
1	0	Z
1	1	1

Table 14: Tristate Logic Buffer Truth Table

It's symbol is below in figure **num** here.




Figure 14: Tristate Logic Buffer

In the SRAM cell, A of the tristate buffer is **Qs** (the output of the slave), B of the tristate buffer is the **Select Chip**, and the output of the SRAM cell is **C** of the tristate buffer. The inputs and outputs will be assigned as follows on our board, seen in Figure **12** below. It comes from the pin assignment text file for this circuit seen below in Figure **12**.

```
To, Location
Arena_IN, PIN_N25
Arena_Select_Chip, PIN_N26
Arena_Write_Enable, PIN_P25
Arena_OUT, PIN_P25
```

Figure 12: Pin Assignment for SRAM Cell

There is 3 input switches used and 1 output LEDs. On the next page in figure **13** is the design of the circuit.




Figure 23: SRAM Cell Design

TRUTH TABLE NEEDED

Below in figure 14 is the VHDL code I created for the 3to8 Decoder.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 1 - Spring 2019 Due: 2/20/19
-- Arena 3to8Decoder.vhd
library ieee;
use ieee.std logic 1164.all;
entity Arena 3to8Decoder is -- Decoder entity
            Arena A, Arena B, Arena C : in std logic; -- 3 inputs, A B
and C
            Arena F0, Arena F1, Arena F2: out std logic; -- 8 outputs,
F0..F7
            Arena F3, Arena F4, Arena F5 : out std logic;
            Arena F6, Arena F7 : out std logic -- all the way up to F7
end Arena_3to8Decoder; -- end of entity
architecture Arena Arch 3to8Decoder of Arena 3to8Decoder is -- Architecture
of Decoder, describing functionality
begin
      Arena F0 \leftarrow '1' when (Arena A = '0' and Arena B = '0' and Arena C =
'0') else '0'; -- Set high when appropriate
      Arena F1 \leftarrow '1' when (Arena A = '0' and Arena_B = '0' and Arena_C =
'1') else '0'; -- Otherwise 0
      Arena F2 \leftarrow '1' when (Arena A = '0' and Arena B = '1' and Arena C =
'0') else '0';
      Arena F3 \leftarrow '1' when (Arena A = '0' and Arena B = '1' and Arena C =
'1') else '0';
      Arena F4 \leftarrow '1' when (Arena A = '1' and Arena B = '0' and Arena C =
'0') else '0';
     Arena F5 \leftarrow '1' when (Arena A = '1' and Arena B = '0' and Arena C =
'1') else '0';
      Arena F6 \leftarrow '1' when (Arena A = '1' and Arena B = '1' and Arena C =
'0') else '0';
      Arena F7 \leftarrow '1' when (Arena A = '1' and Arena B = '1' and Arena C =
'1') else '0';
end Arena Arch 3to8Decoder; -- end of architecture
```

Figure 34: 3to8 Decoder VHDL code

16x4 Static RAM

The fifth circuit I will be designing is a **16x4 Static RAM** using the SRAM Cell I designed. **16x4** means 16 storage locations (so 16 cells) and it is 4 bits wide. An example of a 4x4 SRAM is shown below in Figure **NUM HERE**.




Figure 44: 4x4 SRAM

As can be seen, it is 4 bits wide (Dataout3, 2...Dataout0) and the strength of the tristate buffer is used here. If one of the cells in each bit has an output, the buffer will detect it. This removes the need to have a multiplexer. For the 16x4 SRAM, each bit will have 16 SRAM Cells.

The 16x4 SRAM will have several inputs and outputs:

- DataIn[15..0]: The input that will be written into the SRAM at a certain address.
- A[3..0]: The address input. It tells us which row of SRAM cells will be turned on to read or write data. I will be designing a 4 to 16 Decoder to decode the address input and control the SRAM cells.

- WE: Write Enable. Will tell SRAM to write to the cells when it is high. If low, the chip will not allow any data to be written to any cell.
- OE: Output Enable. When high, SRAM is allowed to output data at whatever address.

 Otherwise, all tristate buffers will cut output from the SRAM.
- CS: Chip Select. This input when low prevents output from the SRAM and prevents any writing, so it basically shuts the SRAM off. Make it high to turn on the SRAM.

Before getting to the 16x4 SRAM, lets look at the decoder needed for a moment. As the name states, this is a 4 to 16 Decoder, meaning an 4-bit input to a 16-bit output.. We know a 4-bit number has 2^4=16 numbers, 0-15, so we need 16 states, so 16 possible outputs. With that said, I came up with the truth table in table 6 below. The 4 inputs shall be denoted **A,B,C,D** and the outputs **F0, F1...F15.**

<u>A</u>	<u>B</u>	<u>C</u>	D	<u>F0</u>	<u>F1</u>	<u>F2</u>	<u>F3</u>	<u>F4</u>	<u>F5</u>	<u>F6</u>	<u>F7</u>	<u>F8</u>	<u>F9</u>	<u>F10</u>	<u>F11</u>	<u>F12</u>	<u>F13</u>	<u>F14</u>	<u>F15</u>
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table6: 4to16 Decoder Truth Table

On the next page in figure 17 is the VHDL code I created for the 4to16 Decoder

```
-- (First, Last) John Arena - CSC 342/343 - Lab 2 - Spring 2019 Due: 3/6/19
-- Arena 4to16Decoder.vhd
library ieee;
use ieee.std_logic_1164.all;
entity Arena 4to16Decoder is
      port(
            Arena In: in std logic vector(3 downto 0); -- 4 inputs
            Arena Dec: out std logic vector(15 downto 0) -- 16 outputs
end Arena_4to16Decoder;
architecture Arena Arch 4to16Decoder of Arena 4to16Decoder is --
Architecture to describe functionalitty
begin
with Arena In select
      Arena Dec <= "0000000000000001" when "0000", -- F0
                                "000000000000000010" when "0001", -- F1...
                                "000000000000000100" when "0010",
                                "00000000000001000" when "0011",
                               "0000000000010000" when "0100",
                                "0000000000100000" when "0101",
                                "0000000001000000" when "0110",
                                "000000010000000" when "0111",
                                "000000100000000" when "1000",
                                "0000001000000000" when "1001",
                                "0000010000000000" when "1010",
                                "0000100000000000" when "1011",
                                "0001000000000000" when "1100",
                                "0010000000000000" when "1101",
                                "0100000000000000" when "1110",
                                "1000000000000000" when "1111", --...F15
                                "00000000000000000" when others:
end Arena Arch 4to16Decoder;
```

Figure 57: 4to16 Decoder VHDL code

From this I created a symbol for the decoder, as seen below in figure **NUM HERE**.



Figure 67: 4to16 Decoder Symbol

Back to the 16x4 SRAM, so we need 16 cells for each bit. I decided to create a 16x1 SRAM so the 16x4 SRAM block symbol file can be reduced in size to make it easier to see. Below in Figure **num here** is the 16x1 SRAM.




Figure 77: 16x1 SRAM

It's very small which is why it will be better to make it into it's own symbol as I said. Below in **fig num here** is the top zoomed in for a better view




Figure 87: 16x1 SRAM – Zoomed

Below in Figure **num here** is the symbol for the 16x1 SRAM cell.



Figure 97: 16x1 SRAM – Zoomed

Finally connecting all these together, I made a 16x4 SRAM shown below in Figure **num here**.




Figure 107: 16x1 SRAM – Zoomed


Another component is needed. The component needed is the 4to7 Decoder for our seven segment display. We have 4 outputs, for a total of 2^4 = 16 possibly outputs of 0-15. Using Hex representation, we can display 0-9,A-F on a seven segment display. So 4 inputs to 7 outputs, since there are 7 segments on the display. Below in figure **num here** is the VHDL code for it.

```
Arena hexDigit : in std logic vector(3 downto 0); -- inputs
            Arena segment A, Arena segment B, Arena segment C, --outputs of
segments
            Arena segment D, Arena segment E, Arena segment F,
            Arena segment G : out std logic
            );
end Arena Dec To Hex;
architecture Arena Arch Dec To Hex of Arena Dec To Hex is
      signal Arena segment data : std logic vector(6 downto 0);
begin
      process (Arena hexDigit)
      -- Hex to 7 segment decoder
      begin
            case Arena hexDigit is
                   when "0000" =>
                  Arena segment data <= "11111110";
                  when "0001" =>
                   Arena segment data <= "0110000";
                   when "0010" =>
                  Arena segment data <= "1101101";
                  when -0011" = >
                   Arena segment data <= "1111001";
                  when "0100" =>
                  Arena segment data <= "0110011";
                   when "0101" =>
                   Arena segment data <= "1011011";
                   when "0110" =>
                   Arena segment data <= "10111111";
                   when "0111" =>
                  Arena segment data <= "1110000";
                  when "1000" =>
                   Arena segment data <= "11111111";
                   when "1001" =>
                  Arena segment_data <= "1110011";</pre>
                   when "1010" =>
                   Arena segment data <= "1110111";
                  when "1011" = >
                   Arena segment data <= "0011111";
                   when "1100" =>
                   Arena segment data <= "1001110";
                  when \overline{"}11\overline{0}1" = \overline{\gt}
                   Arena segment data <= "0111101";
                  when "1110" = >
                   Arena segment data <= "1001111";
                   when "1111" =>
                  Arena segment data <= "1000111";
            end case;
      end process;
--extract segment data bits and invert since operates on low
-- led driver circuit is inverted
Arena segment A <= NOT Arena segment data(6); --NOT gate cause the segments
respond to active low
Arena segment B <= NOT Arena segment data (5);
Arena segment C <= NOT Arena segment data (4);
Arena segment D <= NOT Arena segment data(3);
Arena segment E <= NOT Arena segment data(2);
```

```
Arena_segment_F <= NOT Arena_segment_data(1);
Arena_segment_G <= NOT Arena_segment_data(0);
end Arena Arch Dec To Hex;</pre>
```

Figure 117: 16x1 SRAM – Zoomed

To explain this, lets look at an example. Below is the seven-segment display



The format for the seven-segments corresponds as follows: 000000-abcdefg. So if the input is '0000', in hex, that is 0. We would have to display a,b,c,d,e,f. No g. So the corresponding segment data would be 1111110. But since as we said the display is active low, it goes through a not gate to get 0000001. This is the idea behind the 4to7 decoder. I called it Dec_To_Hex. Below in figure **num here** is the symbol.



Figure 127: 16x1 SRAM – Zoomed

Finally, in figure num **here** below is the 16x4 SRAM connected to the decoder. The 16x4 SRAM has been turned into a symbol as well.




Figure 137: 16x1 SRAM - Zoomed

The pin assignments for the circuit are shown below in figure num here

```
To, Location
Arena DataIn[0], PIN N25
Arena DataIn[1], PIN N26
Arena DataIn[2], PIN P25
Arena DataIn[3], PIN AE14
Arena Address[0], PIN AF14
Arena Address[1], PIN AD13
Arena Address[2], PIN AC13
Arena Address[3], PIN C13
Arena CS, PIN V2
Arena OE, PIN Vl
Arena_WE, PIN_U4
Arena segment G, PIN AF10
Arena segment F, PIN AB12
Arena segment E, PIN AC12
Arena segment D, PIN AD11
Arena segment C, PIN AEll
Arena segment B, PIN V14
Arena segment A, PIN V13
```

Figure 147: 16x1 SRAM – Zoomed

16x32 Static RAM

The sixth circuit I will be designing is a **16x32 Static RAM** using the SRAM Cell I designed. **16x32** means 16 storage locations (so 16 cells) and it is 32 bits wide. So essentially the design for the 16x4 SRAM has to be extended. The inputs and outputs are still the same, the design is still the same, there are just more bits, again, 32 now. Below in Figure **num here** is the design. It's very hard to see since its so wide, which can be seen below in Figure **num here**.




Figure 157: 16x1 SRAM – Zoomed

I created a symbol for it below in figure **num** here.



Figure 167: 16x1 SRAM – Zoomed

Now comes an issue. The FGPA we use has a total of 16 switches. 8 of them are in use from the inputs already needed to control the functionality, which means 8 are remaining. How can a 32 bit be number inputted then? My idea is as follows. Along with the 8 switches, there are 4 buttons available. 32bits/8 switches = 4. I can write some VHDL code to contain octet variables which gets an inputs from the 8 switches, and which octet variable the switch values are assigned to depends on the button pressed. Below is an example of the idea.



So when Button 0 is pressed, the 8 switch values can be stored in octet 0, then when Button 1 is pressed the values are stored in octet 1, and so on. Using this, we can then input these values to the corresponding 16x1 SRAM's. As you can see in the symbol, I have inputs for the buttons and octalbit inputs.

The next issue is how to get the number onto the 7-segment displays. There are only 8 of them. We can do this by converting the 32 bit binary number into an 8 bit hex number. Every 4 digits of the 32 bit number can be represented by hex. So I can just attach the 4 to 7 decoder for every 4 output bits. 8 decoders will be needed for a total of 32 bits. Using the same 4 to 7 decoder used for the 16x4 SRAM, just with appropriate pin assignments, the final circuit diagram is shown below in figure **num here**.




Figure 177: 16x1 SRAM – Zoomed

The section in red is the figure on the next page in **fig num**, it highlights the zoomed up red area.





Figure 187: 16x1 SRAM – Zoomed

16x4 SIGNED Static RAM

The seventh and final circuit I will be designing is a **16x4 SIGNED Static RAM** using the SRAM Cell I designed. This is the exact same design as the 16x4 SRAM except with one change. The decoder now has a switch to indicate whether we want unsigned or signed values. So for unsigned, $2^4 = 16$, 0,1,2..15. For signed, $2^4 = 16$, 0,1..8 and -8,-7..-1. It's design can be seen below in Figure **num here**



```
-- (First, Last) John Arena - CSC 342/343 - Lab 2 - Spring 2019 Due: 3/13/19
-- Arena Dec To Hex.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
-- Hexadecimal to 7 segment decoder for LED display
entity Arena Dec To Hex Signed is
   port(
        Arena hexDigit : in std logic vector (3 downto 0); -- inputs
        Arena signedSwitch : in std logic;
        Arena segment A, Arena segment B, Arena segment C, --outputs of
segments
        Arena segment D, Arena segment E, Arena segment F,
        Arena segment G : out std logic;
              Arena signedSegment A, Arena signedSegment B,
Arena signedSegment C, -- outputs of segments for sign + or -
              Arena_signedSegment_D, Arena_signedSegment_E,
Arena signedSegment F,
              Arena signedSegment G : out std logic
        );
end Arena Dec To Hex Signed;
architecture Arena Arch Dec To Hex Signed of Arena Dec To Hex Signed is
    signal Arena segment data : std logic vector(6 downto 0);
    signal Arena hexDigit converted : signed(3 downto 0);
    signal Arena signedSegment data : std logic vector(6 downto 0);
Arena hexDigit converted <= signed (Arena hexDigit);
process(Arena signedSwitch)
begin
case Arena signedSwitch is
```

```
when '1' =>
        case Arena hexDigit converted is
            when "0000" => --0
            Arena segment data <= "11111110";
            when "0001" => --1
            Arena segment data <= "0110000";
            when "0010" = > --2
            Arena segment data <= "1101101";
            when "0011" = > --3
            Arena segment data <= "1111001";
            when "0100" => --4
            Arena segment data <= "0110011";
            when "0101" => --5
            Arena segment data <= "1011011";
            when "0110" = > --6
            Arena segment data <= "10111111";
            when "0111" = > --7
            Arena segment data <= "1110000";
            when "1000" = -8
            Arena segment data <= "11111111";
            when "1001" => -- -7
            Arena segment data <= "1110000";
            when "1010" => -- -6
            Arena segment data <= "10111111";
            when "1011" => -- -5
            Arena segment data <= "1011011";
            when "1100" = > -- -4
            Arena segment data <= "0110011";
            when "1101" = - - - 3
            Arena segment data <= "1111001";
            when "1110" => -- -2
            Arena segment data <= "1101101";
            when "11111" => -- -1
            Arena_segment data <= "0110000";</pre>
        end case;
        Arena signedSegment data <= "0000001";</pre>
when '0' =>
        case Arena hexDigit is
            when "0000" =>
            Arena segment data <= "11111110";
            when "0001" =>
            Arena segment data <= "0110000";
            when "0010" =>
            Arena segment data <= "1101101";
            when "0011" =>
            Arena segment data <= "1111001";
            when "0100" =>
            Arena segment data <= "0110011";
            when "0101" =>
            Arena segment data <= "1011011";
            when "0110" =>
            Arena_segment_data <= "10111111";</pre>
            when "0111" =>
            Arena segment data <= "1110000";
            when "1000" =>
            Arena segment data <= "11111111";
            when "1001" =>
```

```
Arena segment data <= "1110011";
                when "1010" = >
                Arena segment data <= "1110111";
                when "1011" =>
                Arena segment data <= "0011111";
                when "1100" = >
                Arena segment data <= "1001110";
                when "1101" = >
                Arena segment data <= "0111101";
                when \overline{"}1110" = \overline{>}
                Arena segment data <= "1001111";
                when "11111" =>
                Arena segment data <= "1000111";
            end case;
            Arena_signedSegment data <= "0110001";</pre>
    when others =>
        null;
end case;
end process;
--extract segment data bits and invert since operates on low
-- led driver circuit is inverted
Arena segment A <= NOT Arena segment data(6); --NOT gate cause the segments
respond to active low
Arena segment B <= NOT Arena segment data(5);
Arena segment C <= NOT Arena segment data(4);
Arena segment D <= NOT Arena segment data(3);
Arena segment E <= NOT Arena segment data(2);
Arena segment F <= NOT Arena segment data(1);
Arena segment G <= NOT Arena segment data(0);
Arena signedSegment A <= NOT Arena signedSegment data(6);
Arena signedSegment B <= NOT Arena signedSegment data(5);
Arena signedSegment C <= NOT Arena signedSegment data(4);
Arena signedSegment D <= NOT Arena signedSegment data(3);
Arena signedSegment E <= NOT Arena signedSegment data(2);
Arena signedSegment F <= NOT Arena signedSegment data(1);
Arena signedSegment G <= NOT Arena signedSegment data(0);
end Arena Arch Dec To Hex Signed;
```

Section 3) Simulations

SR Latch

The first simulation will be done for the SR Latch.

THE LAB PDF SAID NOTHING OF VHDL FILES OR BENCHMARKS, SO THEY ARE NOT INCLUDED. TA'S ALSO CONFIRMED ON SLACK.




Figure 18 below is shows results of the SR Latch waveform.. Our results should correspond with the truth table in Table 1.




Figure 19: SR Latch Waveform

Looking at the figures above, we can see our design for the SR Latch is correct. We see comparing the waveform to the truth table. We know whenever $Arena_S = 0$, the output $Arena_M = X$. Looking at 00 for example, we see no change. 11 gives an unknown change, here it made it low, and the other states set Q appropriately.

Control SR Latch

The second simulation will be done for the Control SR Latch. Our results should correspond with the truth table in Table 2. Below in Figure 23 is the results from the Waveform file.




Figure 23: Control SR Latch Waveform

We can see it's correct is comparing the Waveform to the truth table. We can see in the figures whenever Control is 0, the circuit does not change Q. When its high, it behaves like an SR Latch.

D Latch

The third simulation will be done for the D Latch. Our results should correspond with the truth table in Table 3. Below in Figure 27is the results from the Waveform file.




Figure 27: D Latch Waveform

We see it's correct is comparing the Waveform to the truth table. We can see in the figures that when control is low, the circuit does not change Q. When its high, Q is set appropriately, without the problem of having an input of '11'.

SRAM Cell

The fourth simulation will be done for the SRAM Cell. The results should correspond with the truth table in Table 4. Below in Figure 31 is the results from the Waveform file.




Figure 31: SRAM Cell Waveform

We see it's correct when comparing the Waveform to the truth table. Whenever Select chip and Write Enable is set to high, output is whatever the input was. Other stands produce a nothing value or no change appropriately, as shown in the truth table.

16x4 SRAM

The fifth simulation will be done for the 16x4 SRAM. he results should correspond with the truth table in Table 5. Below in Figure 35 is the results from the Waveform file.





Figure 3519: 16x4 SRAM Waveform

We can see it's correct is comparing the Waveform to what we know about SRAM We can see when Chip Select is disabled, nothing is outputted. When its high, something can be outputted. Only when write enable is high is data written to the output when CS is high, otherwise no change happens at the output. Below in figure **num here** shows what happens when output

enable is disabled.



As expected, there is nothing at the output since output is disabled.

16x32 SRAM

The fifth and final simulation will be done for the 16x32 SRAM. The results should correspond with the truth table in Table 5. Below in Figure 35 is the results from the Waveform file. Its split into two pictures since it cannot all be squeezed into one photo




Figure 3520: 16x4 SRAM Waveform

In this case, there are 8 switches set (the octal bits) with random inputs (0s or 1s). Button 0 has been set to 1 (indicating its being pressed) and button 1 has been set to 0 (indicating its not being pressed). Now remember this is using the same functionality as the 16x4 since its built out of the same SRAM cells. So, output enable is high, so the output will give us something rather than nothing. Then whenever write enable is high and chip select is high, we can see the Arena_OUT bits are written to. Now notice bits Arena_OUT[0].. Arena_OUT[7]. They get a value written to them. Arena_OUT[8] and Arena_OUT[9] is not written to. The reason is because remember, button0 corresponds to bits 0-7, button1 corresponds to 8-15. Button0 is "pressed", so the values are assigned to the first octet. Since button1 is not "pressed", the values are **NOT** assigned to the second octet. So that confirms my design works as intended.

Below in Figure **num here** is the pin assignments.


16x4 SIGNED SRAM


I did not include a simulation for this, as again this is the same as the 16x4 SRAM, with just some added functions to the decoder.


Section 4) Demonstration Pictures

(Not every case is shown in the pictures, all cases shown in video)

16x32 SRAM










16x4 SIGNED SRAM









Section 5) Conclusion

In this lab I designed various circuits, which were a 2to1 Mux, 1-bit Half Adder, 1-bit Full Adder, a 3to8 Decoder, and 8to3 Decoder. I learned various things about designing in VHDL. I learned how to design components, simulate them and then create testbenches for all these components. I also learned about improving readability and more efficient programming, for example using for loops with vectors instead of having the same statement repeated many times. I also learned some debugging skills and learned a more efficient way of organizing my projects from now. Another unexpected thing was how intense designing for FPGA boards can be and the amount of time that must be invested into having a working system, which I did not expect for just the first lab.