John Arena

Professor Gertner

CSC 342/343

Lab 4

Due 4/17/19

Spring 2019

NOT COMPLETED YET

Table of Contents

Section 1) Objective	pg. 3
Section 2) Description and Specification	pg. 3
Section 3) Simulations	pg. 31
Section 4) Demonstration Pictures	pg. 45
Section 5) Conclusion	pg. 50

Section 1) Objective

For this "real lab", I will be extending my knowledge of VHDL, ModelSim and Quartus to examine, design, test and implement arithmetic circuits that add, subtract, multiply and divide **32-bit integers.** I will use 32-bit registers to store operands I input with switches on our FPGA board. The results will be displayed on 7-segment display and LEDS, using unsigned arithmetic only. The objectives are as follows.

- Design and test an 8-bit accumulator (along with test-benches in VHDL and test in ModelSIM) with an opcode to switch between subtraction an addition. Extend to 32-bits.
- Design and test a 4-bit array multiplier circuit (along with test-benches in VHDL and test
 in ModelSIM) using 1-bit adders. Extend to 32-bits.
- Design and test a 4-bit array multiplier circuit (along with test-benches in VHDL and test in ModelSIM) using **n-bit adders**. **Extend to 16-bits (gives 32-bit output).**
- Design a parallel adder tree circuit
- Design and test a 16-bit array multiplier circuit using the parallel adder tree circuits in place of an n-bit adder.
- Design and test a 32-bit divider (along with test-benches in VHDL and test in ModelSIM). Output on HEX Display and remainder using LED's

Section 2) Description and Specifications

32-bit Accumulator

The first circuit I will be designing is a 32-bit Accumulator. An accumulator is "An accumulator is a register for short-term, intermediate storage of arithmetic and logic data in a

computer's CPU (central processing unit). ... In a modern computers, any register can function as an accumulator. The most elementary use for an accumulator is adding a sequence of numbers.".

[https://whatis.techtarget.com/definition/accumulator]

With that said, again I will be designing a 32-bit accumulator. For this lab, it's really just a series of 1-bit full adders all the way up to n, for an n-bit accumulator. A full adder has the following truth table

<u>X</u>	<u>Y</u>	<u>Carry</u>	Sum	<u>Carry</u>
		<u>In</u>		<u>Out</u>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 1: 1-bit Full Adder Truth Table

From this, we can derive the Boolean expression of an and gate from table 1. We get the following equation in equation 1 below.

$$Sum = X'Y'Ci + X'YCi' + XY'Ci' + XYCi$$

$$=> Ci(X'Y' + XY) + Ci'(X'Y + Y'X)$$

$$=> Ci(X xand Y) + Ci'(X xor Y)$$

$$=> Ci((X xor Y)') + Ci'(X xor Y)$$

$$=> Sum = Ci xor (X xor Y)$$

$$Carry Out = X'YCi + XY'Ci + XYCi + XYCi'$$

$$=> Ci(X'Y + Y'X) + XY(Ci + Ci')$$

$$=> Ci(X xor Y) + XY(1)$$

$$=> Carry Out = Ci(X xor Y) + (XY)$$

Equation 1: Sum and Carry Out Equations of Full Adder

These have been derived to much simpler equations using Boolean algebra simplification. To make a 32-bit ripple adder, I will feed the carry outs into the carry ins into the n+1th FA. The first adder has a carry-in supplied by the user. The last adder outputs the final carry out to the user.

Also needed for this design is subtraction. Below is the truth table and equations.

Difference =
$$X'Y'Ci + X'YCi' + XY'Ci' + XYCi$$

=> $Ci(X'Y' + XY) + Ci'(X'Y + Y'X)$
=> $Ci(X \ xand \ Y) + Ci'(X \ xor \ Y)$
=> $Ci((X \ xor \ Y)') + Ci'(X \ xor \ Y)$
=> $Difference = A \ xor \ B \ xor \ Bin$
Borrow $Out = X'YCi + XY'Ci + XYCi + XYCi'$
=> $Ci(X'Y + Y'X) + XY(Ci + Ci')$
=> $Ci(X \ xor \ Y) + XY(1)$
=> $Borrow \ Out = (A' * Bin) + (A! * B) + (Bin * B)$

Below in Figure 1 is the VHDL code I created for the accumulator. To extend this design to 32 bit accumulator, I simply created four arrays to hold in Carry Ins and Outs, Borrow Ins and Borrow outs, that way they can be passed into the next ripple adder or subtractor.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 4 - Spring 2019 Due: 4/17/19
-- Arena 32bitAdder.vhd
library ieee;
use ieee.std logic 1164.all;
entity Arena 32bitAdder is
port(
      Arena A 32bit, Arena B 32bit: in std logic vector(31 downto 0);
      Arena sub add: in std logic; -- 1 = subtraciton, 0 = addition
      Arena Cin 32bit : in std logic := '0'; -- Carry for addition, also used
for borrowing in subtraction
      Arena Bin 32bit : in std logic := '0'; -- Borrow in
      Arena AccumOut 32bit : out std logic vector (31 downto 0) :=
"000000000000000000000000000000";
      Arena Difference 32bit : out std logic vector(31 downto 0):=
"0000000000000000000000000000000";
     Arena Cout 32bit : out std logic := '0'; -- Carry out
     Arena Bout 32bit : out std logic := '0'; -- Borrow out
     Arena reset : in std logic -- Active low reset
     );
end Arena 32bitAdder;
architecture Arena 32bitAdder arch of Arena 32bitAdder is
     begin
            process (Arena A 32bit, Arena B 32bit, Arena Cin 32bit,
Arena sub add, Arena reset)
                  variable Arena Cin 32bit vars : std logic vector(31 downto
0):= (others => '0');
                  variable Arena Cout 32bit vars : std logic vector (31 downto
0):= (others => '0');
                  variable Arena Bin 32bit vars : std logic vector(31 downto
0):= (others => '0');
                  variable Arena Bout 32bit vars : std logic vector(31 downto
0):= (others => '0');
     begin
      if(Arena sub add = '0') then
                                    -- Adder 0
            Arena AccumOut 32bit(0) <= Arena A 32bit(0) xor
Arena B 32bit(0)xor Arena Cin 32bit;
            Arena Cout 32bit vars(0) := (Arena A 32bit(0) and
Arena B 32bit(0)) or (Arena Cin 32bit and Arena A 32bit(0)) or
(Arena Cin 32bit and Arena B 32bit(0));
            Arena Cin 32bit vars(1) := Arena Cout 32bit vars(0);
                  for i in 1 to 30 loop
```

```
Arena AccumOut 32bit(i) <= Arena A 32bit(i) xor
Arena B 32bit(i)xor Arena Cin 32bit vars(i);
                        Arena Cout 32bit vars(i) := (Arena A 32bit(i) and
Arena_B_32bit(i)) or (Arena Cin 32bit vars(i) and Arena A 32bit(i)) or
(Arena Cin 32bit vars(i) and Arena B 32bit(i));
                        Arena Cin 32bit vars(i+1) :=
Arena Cout 32bit vars(i);
                  end loop;
                        -- Adder 31
            Arena AccumOut 32bit(31) <= Arena A 32bit(31) xor
Arena_B_32bit(31)xor Arena_Cin_32bit_vars(31);
            Arena Cout 32bit <= (Arena A 32bit(31) and Arena B 32bit(31))
                        or (Arena_Cin_32bit_vars(31) and Arena_A_32bit(31))
or (Arena Cin 32bit vars (31) and Arena B 32bit (31));
      elsif (Arena sub add = '1') then
                                          -- Subtractor 0
            Arena Difference 32bit(0) <= Arena A 32bit(0) xor
Arena B 32bit(0) xor Arena Bin 32bit;
            Arena_Bout_32bit_vars(0) := ((not Arena_A_32bit(0)) and
Arena Bin 32bit) or ((not Arena A 32bit(0)) and Arena B 32bit(0)) or
(Arena Bin 32bit and Arena B 32bit(0));
            Arena Bin 32bit vars(1) := Arena Bout 32bit vars(0);
                  for i in 1 to 30 loop
                        Arena Difference 32bit(i) <= Arena A 32bit(i) xor
Arena B 32bit(i)xor Arena Bin 32bit vars(i);
                        Arena Bout 32bit vars(i) := ((not Arena A 32bit(i))
and Arena Bin 32bit vars(i))or ((not Arena A 32bit(i)) and Arena B 32bit(i))
or (Arena Bin 32bit vars(i) and Arena B 32bit(i));
                        Arena Bin 32bit vars(i+1) :=
Arena Bout 32bit vars(i);
                  end loop;
                  -- Subtractor 31
                  Arena Difference 32bit(31) <= Arena A 32bit(31) xor
Arena B 32bit (31) xor Arena Bin 32bit vars (31);
                  Arena Bout 32bit <= ((not Arena A 32bit(31)) and
Arena Bin 32bit vars(31))or ((not Arena A 32bit(31)) and Arena B 32bit(31))
or (Arena Bin 32bit vars(31) and Arena B 32bit(31));
                  else
                        null;
                  end if;
            end process;
                          end Arena 32bitAdder arch;
```

Figure 1: Bitwise Accumulator Code

Below in Figure 2 is it's symbol I created for it.

REPORT NOT COMPLETE

FROM HERE

DOWNARDS. VIDEO IS

DONE AND FILES ARE

DONE.



Figure 2: Bitwise AND Symbol

One thing to notice is the and Select input. This input will be coming from our opcode selector

(decoder). When the appropriate opcode is selected for bitwise AND, it will output and the input will go to the input in this, and Select. That is why I check if and Select is equal to 1 here, since that means we are choosing the and operation. Otherwise, it will do nothing. On the next page in Figure 2 is an illustration of how it should work




Figure 2: Bitwise AND illustration

As you can see, it each bit gets and'd with each other. Bit 0 and Bit 0 of each one gets and'd, bit 1 and bit 2. As you can see, the result follows the truth table.

Bitwise OR

The second circuit I will be designing is a bitwise OR. The OR gate functions as follows: The output is only 0 when all inputs are 0. Otherwise, it's 1. Below in Table 2 describes its functionality.

<u>X</u>	<u>Y</u>	<u>Out</u>
0	0	0
0	1	1
1	0	1
1	1	1

Table 2: OR Gate Truth Table

From this, we can derive the Boolean expression of an and gate from table 1. We get the following equation in equation 2 below.

$$OR_{Out} = X + Y$$

Equation 2: Out of OR Gate.

So the idea as follows. Let's say we have two inputs as follows: X = 010. Y = 110. These through an OR bitwise operation would OR each corresponding bit with each other. For example, the 0^{th} bit of each one will be OR'd together and become the 0^{th} bit of the output. So X+Y in this will be 110, following the truth table in Table 2.

This is a straightforward implementation in VHDL. Below in Figure 3 is the VHDL code I created for the bitwise OR.

```
--John Arena
Library ieee;
use ieee.std logic 1164.all;
entity Arena bitwiseor is
 port(
    Arena a orIN, Arena b orIN: in std logic vector (5 downto 0);
   Arena result orOUT: out std logic vector (5 downto 0);
     Arena orSelect: in std logic
);
end Arena bitwiseor;
architecture Arena bitwiseor arch of Arena bitwiseor is
process(Arena orSelect)
     begin
            if (Arena orSelect = '1') then
                  Arena result orOUT <= Arena a orIN or Arena b orIN;
                  null;
            end if;
end process;
end Arena bitwiseor arch;
```

Figure 3: Bitwise OR VHDL Code

Below in Figure 2 is it's symbol I created for it.



Figure 4: Bitwise OR Symbol

Similar to the and bitwise, notice this circuit has an orSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise OR, it will output and the input will go to the input in this, orSelect. That is why I check if orSelect is equal to 1 here, since that means we are choosing the or operation. Otherwise, it will do nothing. Below in Figure 5 is an illustration of how it should work




Figure 5: Bitwise OR illustration

As you can see, it each bit gets or'd with each other. Bit 0 and Bit 0 of each one gets or'd, bit 1 and bit 2. As you can see, the result follows the truth table.

Bitwise XOR

The third circuit I will be designing is a bitwise XOR. The XOR gate functions as follows: The output is only 0 when all inputs are equal to each other. Otherwise, it's 1. Below in Table 2 describes its functionality.

<u>X</u>	<u>Y</u>	<u>Out</u>
0	0	0
0	1	1
1	0	1
1	1	0

Table 3: XOR Gate Truth Table

From this, we can derive the Boolean expression of an and gate from table 3. We get the following equation in equation 3 below.

$$XOR_{Out} = X \oplus Y$$

Equation 3: Out of XOR Gate.

So the idea as follows. Let's say we have two inputs as follows: X = 010. Y = 110. These through an XOR bitwise operation would OR each corresponding bit with each other. For example, the 0^{th} bit of each one will be XOR'd together and become the 0^{th} bit of the output. So $X \oplus Y$ in this will be 100, following the truth table in Table 3.

This is a straightforward implementation in VHDL. Below in Figure 6 is the VHDL code I created for the bitwise XOR.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 - Due 3/30/19
-- Arena_bitwisexor.vhd
Library ieee;
use ieee.std_logic_1164.all;
entity Arena_bitwisexor is
   port(
        Arena a xorIN, Arena b xorIN: in std logic vector(5 downto 0);
```

Below in Figure 7 is it's symbol I created for it.




Figure 7: Bitwise XOR Symbol

Similar to the previous bitwise operations, notice this circuit has an xorSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise XOR, it will output and the input will go to the input in this, xorSelect. That is why I check if xorSelect is equal to 1 here, since that means we are choosing the xor operation. Otherwise, it will do nothing. Below in Figure 8 is an illustration of how it should work




Figure 8: Bitwise XOR illustration

As you can see, it each bit gets xor'd with each other. Bit 0 and Bit 0 of each one gets or'd, bit 1 and bit 2. As you can see, the result follows the truth table.

Bitwise NOT

The fourth circuit I will be designing is a bitwise NOT. The NOT gate functions as follows: The output inverts the input. So if the input is 0, the output is 1, and if the input is 1, the output is 0. Below in Table 4 is the truth table.

<u>X</u>	<u>Out</u>
0	1
1	0

Table 4: NOT Gate Truth Table

From this, we can derive the Boolean expression of an and gate from table 4. We get the following equation in equation 4 below.

$$NOT_{Out} = X'$$

Equation 4: Out of NOT Gate.

So the idea as follows. Let's say we have one inputs as follows: X = 010. These through an NOT bitwise operation would NOT each corresponding bit. For example, the 0^{th} bit of each one will be NOT'd and become the 0^{th} bit of the output. So X' in this will be 101, following the truth table in Table 4.

This is a straightforward implementation in VHDL. Below in Figure 9 is the VHDL code I created for the bitwise NOT.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 - Due 3/30/19
-- Arena bitwisenot.vhd
Library ieee;
use ieee.std logic 1164.all;
entity Arena bitwisenot is
 port(
   Arena a notIN: in std logic vector(5 downto 0);
   Arena result notOUT: out std logic vector (5 downto 0);
      Arena notSelect: in std logic
);
end Arena bitwisenot;
architecture Arena bitwisenot arch of Arena bitwisenot is
begin
      process(Arena notSelect)
            begin
                  if (Arena notSelect = '1') then
                        Arena result notOUT <= NOT Arena a notIN;
                  else
                        null;
                  end if;
      end process;
end Arena bitwisenot_arch;
```

Figure 9: Bitwise NOT VHDL Code

Below in Figure 10 is it's symbol I created for it.



Figure 10: Bitwise NOT Symbol

Similar to the previous bitwise operations, notice this circuit has an notSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise NOT, it will output and the input will go to the input in this, notSelect. That is why I check if notSelect is equal to 1 here, since that means we are choosing the not operation. Otherwise, it will do nothing. Below in Figure 11 is an illustration of how it should work

110 NOT 001 Result

Figure 11: Bitwise NOT illustration

As you can see, it each bit gets not'd with each other. Bit 0 gets not'd, bit 1 and bit 2. As you can see, the result follows the truth table.

Bitwise Bit Shift Right

The fifth circuit I will be designing is a bitwise bit shift right. The bit shift right operator functions as follows: The output takes the input and shifts it to the right by one bit. The right most bit is deleted, and the new bit on the most left side is set to 0.

So, the idea as follows. Let's say we have one inputs as follows: X = 010. These through an BSR(acronym of bit shift right) bitwise operation would shift right each corresponding bit. So the output will become 001.

This is a straightforward implementation in VHDL. Below in Figure 9 is the VHDL code I created for the bitwise NOT.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 - Due 3/30/19
-- Arena bitshiftright.vhd
Library ieee;
use ieee.std logic 1164.all;
entity Arena bitshiftright is
    Arena a bsrIN: in std logic vector (5 downto 0); -- Bit shift right in
    Arena result bsrOUT: out std logic vector (5 downto 0); -- Bit shift right
       Arena bsrSelect: in std logic
  );
end Arena bitshiftright;
architecture Arena bitshiftright arch of Arena bitshiftright is
process(Arena_bsrSelect)
     begin
            if(Arena bsrSelect = '1') then
                  Arena result bsrOUT <=
to stdlogicvector(to bitvector(Arena a bsrIN) srl 1);
            else
                  null;
            end if;
end process;
end Arena bitshiftright arch; Figure 12: Bitwise BSR VHDL Code
```

Below in Figure 13 is it's symbol I created for it.



Figure 13: Bitwise BSR Symbol

Similar to the previous bitwise operations, notice this circuit has an bsrSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise NOT, it will output and the input will go to the input in this, bsrSelect. That is why I check if bsrSelect is equal to 1 here, since that means we are choosing the not operation. Otherwise, it will do nothing. Below in Figure 14 is an illustration of how it should work




Figure 14: Bitwise BSR illustration

As you can see, it each bit gets shifted to the right with each other. The original bit 1 gets deleted. The others get shifted to the right, and bit 3 is now added a new value of 0.

Bitwise Bit Shift Left

The sixth circuit I will be designing is a bitwise bit shift left. The bit shift left operator functions as follows: The output takes the input and shifts it to the left by one bit. The right most bit is added, 0, and the most left bit is deleted.

So, the idea as follows. Let's say we have one inputs as follows: X = 010. These through an BSL(acronym of bit shift left) bitwise operation would shift left each corresponding bit. So the output will become 100.

This is a straightforward implementation in VHDL. Below in Figure 15 is the VHDL code I created for the bitwise BSL.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 - Due 3/30/19 -- Arena_bitshiftleft.vhd
Library ieee;
use ieee.std_logic_1164.all;
entity Arena_bitshiftleft is
```

```
port(
    Arena a bslIN: in std logic vector(5 downto 0); -- Bit shift left
    Arena result bs10UT: out std logic vector (5 downto 0); -- Bit shift left
out
       Arena bslSelect: in std logic
  );
end Arena bitshiftleft;
architecture Arena bitshiftleft arch of Arena bitshiftleft is
begin
     process(Arena bslSelect)
            begin
                  if (Arena bslSelect = '1') then
                        Arena result bslOUT <=
to_stdlogicvector(to_bitvector(Arena_a_bslIN) sll 1);
                  else
                        null;
                  end if;
      end process;
end Arena bitshiftleft arch; Figure 15: Bitwise BSL VHDL Code
```

Below in Figure 16 is it's symbol I created for it.




Figure 16: Bitwise BSL Symbol

Similar to the previous bitwise operations, notice this circuit has an bslSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise BSL, it will output and the input will go to the input in this, bslSelect. That is why I check if bslSelect is equal to 1 here, since that means we are choosing the not operation. Otherwise, it will do nothing. Below in Figure 17 is an illustration of how it should work



Figure 17: Bitwise BSL illustration

As you can see, it each bit gets shifted to the left with each other. The original bit 2 gets deleted. The others get shifted to the right, and bit 0 is now added a new value of 0.

Bitwise Bit Rotate left

The seventh circuit I will be designing is a bitwise bit rotate left. The bit rotate left operator functions as follows: The output takes the input and rotates it to the left by one bit. The left most bit becomes the right most bit after the rotation.

So, the idea as follows. Let's say we have one inputs as follows: X = 100. These through an BRL(acronym of bit rotate left) bitwise operation would rotate left each corresponding bit. So the output will become 001. The left most bit has become the right most bit This is a straightforward implementation in VHDL. Below in Figure 18 is the VHDL code I created for the bitwise BRL.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 Due: 4/1/19 -- Arena_bitrotationleft.vhd
Library ieee;
use ieee.std_logic_1164.all;
```

```
use ieee.numeric std.all;
entity Arena bitrotationleft is
 port(
    Arena a brlIN: in std logic vector (5 downto 0); -- Bit rotation left in
       Arena b rlamt brrIN: in std logic vector (5 downto 0); -- Bit rotation
    Arena result brlOUT: out std logic vector (5 downto 0); -- Bit rotation
out
       Arena brlSelect: in std logic
  );
end Arena bitrotationleft;
architecture Arena_bitrotationleft_arch of Arena_bitrotationleft is
signal Arena b rlamt integer : integer; -- Rotate Left integer value
declaration
begin
Arena b rlamt integer <= to integer (unsigned (Arena b rlamt brrIN)); -- Assign
      process(Arena brlSelect)
            begin
                  if(Arena brlSelect = '1') then
                        Arena result brlOUT <=
to stdlogicvector(to bitvector(Arena a brlIN) rol Arena b rlamt integer); --
Rotate left by amount
                        null:
                  end if;
      end process;
end Arena bitrotationleft arch;
                         Figure 18: Bitwise BRL VHDL Code
```

Below in Figure 19 is it's symbol I created for it.




Figure 19: Bitwise BRL Symbol

Similar to the previous bitwise operations, notice this circuit has an brlSelect.. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise

BRL, it will output and the input will go to the input in this, brlSelect. That is why I check if brlSelect is equal to 1 here in the VHDL code, since that means we are choosing the not operation. Otherwise, it will do nothing. Below in Figure 20 is an illustration of how it should work




Figure 20: Bitwise BRL illustration

As you can see, it each bit gets rotated to the left with each other. Notice how the most left bit in the original binary number becomes the most right bit in the result.

Bitwise Bit Rotate Right

The eight circuit I will be designing is a bitwise bit rotate right. The bit rotate right operator functions as follows: The output takes the input and rotates it to the right by one bit. The right most bit becomes the left most bit.

So, the idea as follows. Let's say we have one inputs as follows: X = 001. These through an BRR(acronym of bit rotate right) bitwise operation would rotate right each corresponding bit. So the output will become 100. The right most bit has become the left most bit.

This is a straightforward implementation in VHDL. Below in Figure 21 is the VHDL code I created for the bitwise BRR.

^{-- (}First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 Due: 4/1/19 -- Arena bitrotationright.vhd

```
Library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Arena bitrotationright is
 port(
    Arena a brrIN: in std logic vector (5 downto 0); -- Bit rotation right in
       Arena b rramt brrIN: in std logic vector (5 downto 0); -- Bit rotation
right amount IN
    Arena result brrOUT: out std logic vector (5 downto 0); -- Bit rotation
011t
       -- Arena b shamt integer: buffer integer;
       Arena brrSelect: in std logic
  );
end Arena_bitrotationright;
architecture Arena_bitrotationright_arch of Arena_bitrotationright is
signal Arena b rramt integer : integer; -- Rotate Right integer value
declaration
Arena b rramt integer <= to integer (unsigned (Arena b rramt brrIN)); -- Assign
value
      process(Arena brrSelect)
            begin
                  if(Arena brrSelect = '1') then
                        Arena result brrOUT <=
to stdlogicvector(to bitvector(Arena a brrIN) ror Arena b rramt integer); --
Rotate by amount
                  else
                        null;
                  end if;
      end process;
end Arena bitrotationright arch;
                        Figure 21: Bitwise BRR VHDL Code
```

Below in Figure 22 is it's symbol I created for it.



Figure 22: Bitwise BRR Symbol

Similar to the previous bitwise operations, notice this circuit has an brrSelect.. This input will be

coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise BRR, it will output and the input will go to the input in this, brrSelect. That is why I check if brrSelect is equal to 1 here in the VHDL code, since that means we are choosing the not operation. Otherwise, it will do nothing. Below in Figure 23 is an illustration of how it should work




Figure 23: Bitwise BRL illustration

As you can see, it each bit gets rotated to the right with each other. Notice how the most right bit in the original binary number becomes the most left bit in the result.

Bitwise Set Less Than Unsigned

The ninth circuit I will be designing is a bitwise set less than unsigned. It operates as follows: It takes two binary inputs that represented an **UNSIGNED** value. Meaning $0 - > (2^N - 1)$. If the first binary number is less than the second, it will return an output of 1, representing true. Otherwise 0 is returned, representing false.

So, the idea as follows. Let's say we have twos inputs as follows: X = 001, and Y = 100. These through an SLTU(acronym of set less than unsigned) bitwise operation would be compared, so X < Y. Is X < Y? Yes! X = X in decimal is 1, and Y = X in decimal is 4. (If these were signed numbers, the result may be different since the most significant bit is a sign bit in signed

numbers). So the output would be set to 1.

This is a straightforward implementation in VHDL. Below in Figure 24 is the VHDL code I created for the bitwise SLTU.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 Due: 4/1/19
-- Arena bitwise setLessThanUnsigned.vhd
Library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Arena bitwise setLessThanUnsigned is
    Arena a sltuIN: in std logic vector (5 downto 0); -- Bit rotation left in
       Arena b sltuIN: in std logic vector (5 downto 0); -- Bit rotation left
amount IN
    Arena result sltuOUT: out std logic; -- Bit rotation out
       Arena sltuSelect: in std logic
  );
end Arena bitwise setLessThanUnsigned;
architecture Arena bitwise setLessThanUnsigned arch of
Arena bitwise setLessThanUnsigned is
signal Arena a sltuIN integer: -- Declaring variables for binary to
integer conversion
signal Arena b sltuIN integer: -- Declaring variables for binary to
integer conversion
begin
Arena a sltuIN integer <= to integer (unsigned (Arena a sltuIN)); -- Conversion
to integer
Arena b sltuIN integer <= to integer (unsigned (Arena b sltuIN)); -- Conversion
to integer
      process (Arena sltuSelect, Arena a sltuIN integer,
Arena b sltuIN integer)
            begin
                  if(Arena sltuSelect = '1') then
                        if(Arena a sltuIN integer < Arena b sltuIN integer)</pre>
then -- Check if less than, if true
                              Arena result sltuOUT <= '1'; -- Set output to 1
                        else
                              Arena result sltuOUT <= '0'; -- Otherwise set
output to 0 if false
                        end if;
                  else
                        null;
                  end if;
      end process;
end Arena_bitwise setLessThanUnsigned arch;
                        Figure 24: Bitwise SLTU VHDL Code
```

Below in Figure 25 is it's symbol I created for it.

```
Arena_bitwise_setLessThanUnsigned

Arena_a_situIN[5..0] Arena_result_situOUT[5..0] Arena_b_situIN[5..0]

Arena_situSelect
inst
```

Figure 25: Bitwise SLTU Symbol

Similar to the previous bitwise operations, notice this circuit has a sltuSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise SLTU, it will output and the input will go to the input in this, sltuSelect. That is why I check if sltuSelect is equal to 1 here in the VHDL code, since that means we are choosing the sltu operation. Otherwise, it will do nothing. On the next page in Figure 26 is an illustration of how it should work

$$X = 001, Y = 100$$
 $X = 100, Y = 001$
 $X < Y$? \checkmark $X < Y$? \times
Result = 1 Result = 0

Figure 26: Bitwise SLTU illustration

Again, 001 is 1 and 100 is 4. 1 is less than 4 so that is true, where as 4 is not less than 1, so that is false.

Bitwise Set Less Than Signed

The tenth circuit I will be designing is a bitwise set less than signed. It operates as follows: It takes two binary inputs that represented as a **SIGNED** value. Meaning $-(2^{N-1}-1)$ to

 $(2^{N-1}-1)$. If the first binary number is less than the second, it will return an output of 1, representing true. Otherwise 0 is returned, representing false.

So, the idea as follows. Let's say we have twos inputs as follows: X = 001, and Y = 100. These through an SLT(acronym of set less than signed) bitwise operation would be compared, so X < Y. Is X < Y? **NO**! X in decimal is 1, and Y in decimal is -4. (If these were unsigned numbers, the result may be different since the most significant bit is not used as a signed bit). So the output would be set to 0.

This is a straightforward implementation in VHDL. Below in Figure 27 is the VHDL code I created for the bitwise SLT.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 Due: 4/1/19
-- Arena bitwise setLessThanSigned.vhd
Library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Arena bitwise setLessThanSigned is
 port(
    Arena a sltIN: in std logic vector (5 downto 0); -- Bit rotation left in
      Arena b sltIN: in std logic vector (5 downto 0); -- Bit rotation left
amount IN
    Arena result sltOUT: out std logic; -- Bit rotation out
       Arena sltSelect: in std logic
  );
end Arena bitwise setLessThanSigned;
architecture Arena bitwise setLessThanSigned arch of
Arena bitwise setLessThanSigned is
signal Arena a sltIN integer: integer; -- Declaring variables for binary to
integer conversion
signal Arena b sltIN integer: -- Declaring variables for binary to
integer conversion
begin
Arena a sltIN integer <= to integer (signed (Arena a sltIN)); -- Conversion to
Arena b sltIN integer <= to integer (signed (Arena b sltIN)); -- Conversion to
integer
      process(Arena sltSelect, Arena a sltIN integer, Arena b sltIN integer)
                  if(Arena sltSelect = '1') then
                        if(Arena a sltIN integer < Arena b sltIN integer)</pre>
then -- Check if less than, if true
```

```
Arena_result_sltOUT <= '1'; -- Set output to 1

else

Arena_result_sltOUT <= '0'; -- Otherwise set

output to 0 if false

end if;

else

null;
end if;

end process;
end Arena_bitwise_setLessThanSigned_arch;

Figure 27: Bitwise SLT VHDL Code
```

Below in Figure 28 is it's symbol I created for it.



Figure 28: Bitwise SLT Symbol

Similar to the previous bitwise operations, notice this circuit has a sltSelect. This input will be coming from our opcode selector (decoder). When the appropriate opcode is selected for bitwise SLT, it will output and the input will go to the input in this, sltSelect. That is why I check if sltSelect is equal to 1 here in the VHDL code, since that means we are choosing the slt operation. Otherwise, it will do nothing. Below in Figure 29 is an illustration of how it should work

$$X = 001, Y = 100$$
 $X = 100, Y = 001$
 $X < Y$? $X < Y$?

Figure 29: Bitwise SLTU illustration

Again, 001 is 1 and 100 is -4. 1 is not less than 4 so that is false, whereas -4 is less than 1, so that is true.

REDESIGN

Now this is good if you're designing these individually, but very bad if it's suppose to be a group of functions. So, my new design will combine a selector with all the operations. Each bit operation will be chosen depending on an opcode. Below in Figure 30 is my VHDL code of this design.

```
-- (First, Last) John Arena - CSC 342/343 - Lab 3 - Spring 2019 - Due 3/30/19
-- Arena bitwise.vhd
Library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity Arena bitwise is
 port(
   Arena_a_bitwiseIN, Arena_b_bitwiseIN: in std logic vector(5 downto 0);
   Arena result bitwiseOUT: out std logic vector (5 downto 0);
      Arena opcode: in std logic vector (3 downto 0);
      Arena buttonStart: in std logic
);
end Arena bitwise;
architecture Arena bitwise arch of Arena bitwise is
signal Arena b sramt integer : integer; --Declare and assign value
signal Arena b slamt integer : integer; -- Shift Left integer value
declaration
signal Arena_b_rramt_integer : integer; -- Rotate Right integer value
declaration
signal Arena b rlamt integer : integer; -- Rotate Left integer value
declaration
signal Arena a sltuIN integer: -- Declaring variables for binary to
integer conversion
signal Arena b sltuIN integer: -- Declaring variables for binary to
integer conversion
```

```
signal Arena a sltIN integer: -- Declaring variables for binary to
integer conversion
signal Arena b sltIN integer: -- Declaring variables for binary to
integer conversion
Arena b sramt integer <= to integer (unsigned (Arena b bitwiseIN)); -- Assign
Arena b slamt integer <= to integer (unsigned (Arena b bitwiseIN)); -- Assign
value
Arena b rramt integer <= to integer (unsigned (Arena b bitwiseIN)); -- Assign
Arena b rlamt integer <= to integer (unsigned (Arena b bitwiseIN)); -- Assign
value
Arena a sltuIN integer <= to integer (unsigned (Arena a bitwiseIN)); --
Conversion to integer
Arena b sltuIN integer <= to integer (unsigned (Arena b bitwiseIN)); --
Conversion to integer
Arena a sltIN integer <= to integer(signed(Arena a bitwiseIN)); -- Conversion
to integer
Arena b sltIN integer <= to integer (signed (Arena b bitwiseIN)); -- Conversion
to integer
process (Arena buttonStart, Arena opcode, Arena a sltuIN integer,
Arena b sltuIN integer, Arena a sltIN integer, Arena b sltIN integer)
      begin
            if(Arena buttonStart = '0') then
                        case Arena opcode is
                              when "0000" =>
                              Arena result bitwiseOUT <= not
Arena a bitwiseIN;
                              when "0001" =>
                              Arena result bitwiseOUT <= Arena a bitwiseIN or
Arena b bitwiseIN;
                              when "0010" =>
                              Arena result bitwiseOUT <= Arena a bitwiseIN
and Arena b bitwiseIN;
                              when "0011" =>
                              Arena result bitwiseOUT <= Arena a bitwiseIN
xor Arena b bitwiseIN;
                              when "0100" =>
                              Arena result bitwiseOUT <=
to stdlogicvector(to bitvector(Arena a bitwiseIN) srl Arena b sramt integer);
                              when "0101" =>
                              Arena result bitwiseOUT <=
to stdlogicvector(to bitvector(Arena a bitwiseIN) sll Arena b slamt integer);
                              when "0110" =>
                              Arena result bitwiseOUT <=
to stdlogicvector(to bitvector(Arena a bitwiseIN) ror Arena b rramt integer);
-- Rotate by amount
                              when "0111" =>
                              Arena result bitwiseOUT <=
to stdlogicvector(to bitvector(Arena a bitwiseIN) rol Arena b rlamt integer);
-- Rotate left by amount
                              when "1000" =>
```

```
if(Arena a sltuIN integer <</pre>
Arena b sltuIN integer) then -- Check if less than, if true
                                            Arena result bitwiseOUT <=
"000001"; -- Set output to 1
                                     else
                                            Arena result bitwiseOUT <=
"000000"; -- Otherwise set output to 0 if false
                               when "1001" =>
                                     if(Arena a sltIN_integer <</pre>
Arena b sltIN integer) then -- Check if less than, if true
                                            Arena result bitwiseOUT <=
"000001"; -- Set output to 1
                                     else
                                            Arena result bitwiseOUT <=
"000000"; -- -- Otherwise set output to 0 if false
                                     end if;
                               When "1111" =>
                               Arena result bitwiseOUT <= "000000";</pre>
                               when others =>
                         end case;
            else
                  null;
            end if;
      end process;
end Arena bitwise arch;
```

Figure 30: Bitwise Operation Design in VHDL

As can be seen in this design, there are four inputs and one output. The first two inputs, A and B are 6 bit vectors (6 bit inputs) for the bit operations. The next input is the opcode input. It's a 4 bit vector (4 bit input), for a total of $2^4 = 16$ possible operations. This can be increased if needed, for example, $2^5 = 32$ possible operations. The fourth input is the button start input, this is used in the code to tell us whether we should perform an operation or not and the specific operation depends on its opcode. If it's not pressed, it will not perform. The output is a 6 bit vector (6 outputs), which will go to their own respective LEDs on the FPGA board.

Finally notice the case statement. Each does an operation depending on the opcode.

Opcode case '1111', is a special case. This is just used to reset the LED's so they can be used again after an operation, otherwise the LED's will not be turned off. A much **better** implementation can be used to solve this. For each operation, we can just have a wait statement

after it performs a bitwise operation, followed by the LED clearing. This was not asked for, so I did not implement it this way. But if I were to, it could be for example wait 6 seconds then clear.

Below in figure 31 is the circuit symbol.




Figure 31: Bitwise Operations Schematic Symbol

Below in figure 32 is the final circuit schematic.




Figure 32: Bitwise Operations Final Schematic

The inputs and outputs have buslines connected appropriately (along with a single wire to a pin for the single input button). They are assigned to the appropriate pins (pin assignments are shown on the next page in Figure 33). Another good thing about this design is the fact the pin assignments are much easier. Assigning pins to the previous design would be problematic, as inputs can be assigned the same pins within the same file.

```
1 To, Location
2 Arena opcode[3], PIN V2
3 Arena_opcode[2], PIN_V1
4 Arena_opcode[1], PIN_U4
5 Arena opcode[0], PIN U3
6 Arena buttonStart, PIN W26
8 Arena_result_bitwiseOUT[0], PIN_AE22
9 Arena_result_bitwiseOUT[1], PIN_AF22
10 Arena_result_bitwiseOUT[2], PIN_W19
11 Arena_result_bitwiseOUT[3], PIN_V18
12 Arena_result_bitwiseOUT[4], PIN_U18
13 Arena_result_bitwiseOUT[5], PIN_U17
15 Arena a bitwiseIN[0], PIN N25
16 Arena_a_bitwiseIN[1], PIN N26
17 Arena_a_bitwiseIN[2], PIN_P25
18 Arena a bitwiseIN[3], PIN AE14
19 Arena a bitwiseIN[4], PIN AF14
20 Arena_a_bitwiseIN[5], PIN_AD13
21 Arena b bitwiseIN[0], PIN AC13
22 Arena_b_bitwiseIN[1], PIN_C13
23 Arena_b_bitwiseIN[2], PIN_B13
24 Arena_b_bitwiseIN[3], PIN_A13
25 Arena_b_bitwiseIN[4], PIN_N1
26 Arena_b_bitwiseIN[5], PIN_P1
```

Figure 33: Bitwise Operations Pin Assignments.

Section 3) Simulations

Bitwise AND

The first simulation will be done for the bitwise AND.

Figure 34 below is shows results of the bitwise AND waveform. Our results should correspond with the truth table in Table 1.




Figure 34: AND Waveform

Looking at the figures above, we can see our design for the AND is correct. We see comparing the waveform to the truth table. We know whenever both bits are not equal to 1, the output will be 0. If they are both equal to 1, the output will be 1. Looking at the first example, A = 001100. B is 010010. There is no situation where each bit put through bitwise AND will produce 1, so the output will be 000000. As we can see, that is the case in Figure 30. The rest of the examples can be seen in the waveform.

Bitwise OR

The second simulation will be done for the bitwise OR.

Figure 35 below is shows results of the bitwise OR waveform. Our results should correspond with the truth table in Table 2.




Figure 35: OR Waveform

Looking at the figures above, we can see our design for the OR is correct. We see comparing the waveform to the truth table. We know the output will only be 0 when the inputs are all 0. Looking at the first example, A = 001001. B is 001011. That output is 001011. As we can see, that is the case in Figure 31. The rest of the examples can be seen in the waveform.

Bitwise XOR

The third simulation will be done for the bitwise XOR.

Figure 36 on the next page is shows results of the bitwise XOR waveform. Our results should correspond with the truth table in Table 3.




Figure 36: XOR Waveform

Looking at the figures above, we can see our design for the XOR is correct. We see comparing the waveform to the truth table. We know the output will only be 0 when the inputs are all equal. Looking at the first example, A = 010010. B is 010101. That output is 000111. As we can see, that is the case in Figure 33. The rest of the examples can be seen in the waveform.

Bitwise NOT

The fourth simulation will be done for the bitwise NOT.

Figure 37 below shows results of the bitwise NOT waveform. Our results should correspond with the truth table in Table 4.




Figure 37: NOT Waveform

Looking at the figures above, we can see our design for the NOT is correct. We see comparing the waveform to the truth table. We know the output will only be 0 when the input is 1, and vice versa. Looking at the first example, A = 010110. The output is 101000. As we can see, that is the case in Figure 33. The rest of the examples can be seen in the waveform.

Bitwise Bit Shift Right

The fifth simulation will be done for the bitwise bit shift right.

Figure 38 below is shows results of the bitwise bsr waveform. Our results should correspond with Figure 14.




Figure 38: BSR Waveform

Looking at the figures above, we can see our design for the bsr is correct. We see comparing the waveform to the truth table. Looking at the first example, A = 000110. B is 000010. B is the shift amount. In decimal, that value is 2. So, this should shift A 2 bits to the right. As we can see, that is the case in Figure 34. The rest of the examples can be seen in the waveform.

Bitwise Bit Shift Left

The sixth simulation will be done for the bitwise bit shift left.

Figure **39** on the next page is shows results of the bitwise bsl waveform. Our results should correspond with Figure 17.




Figure 39: BSL Waveform

Looking at the figures above, we can see our design for the bsl is correct. We see comparing the waveform to the truth table. Looking at the first example, A = 001110. B is 000010. B is the shift amount. In decimal, that value is 2. So, this should shift A 2 bits to the left. As we can see, that is the case in Figure 35. The rest of the examples can be seen in the waveform.

Bitwise Bit Rotate Left

The seventh simulation will be done for the bitwise bit rotate left.

Figure **40** below is shows results of the bitwise brl waveform. Our results should correspond with Figure 20.




Figure 40: BRL Waveform

Looking at the figures above, we can see our design for the brl is correct. We see comparing the waveform to the truth table. Looking at the first example, A = 110101 B is 000010. B is the shift amount. In decimal, that value is 2. So, this should rotate A to the left twice. As we can see, that is the case in Figure 36. The rest of the examples can be seen in the waveform.

Bitwise Bit Rotate Right

The eight simulation will be done for the bitwise bit rotate right.

Figure **41** below is shows results of the bitwise brr waveform. Our results should correspond with Figure 23.



Figure 41: BRR Waveform

Looking at the figures above, we can see our design for the brr is correct. We see comparing the waveform to the truth table. Looking at the first example, A = 000101 B is 000010. B is the shift amount. In decimal, that value is 2. So, this should rotate A to the right twice. As we can see, that is the case in Figure 37. The rest of the examples can be seen in the waveform.

Bitwise Set Less Than Unsigned

The ninth simulation will be done for the bitwise set less than unsigned.

Figure **42a** and **42b** below is shows results of the bitwise sltu waveform. Our results should correspond with Figure 26.




Figure 42a: SLTU Waveform 1




Figure 42b: SLTU Waveform 2

Looking at the figures above, we can see our design for the sltu is correct. We see comparing the waveform to the truth table. Looking at the first example in 38a, A = 000000 B is 000001. This is an unsigned comparison operation, so the values being compared are 0 and 1, so the output should be high for true. As we can see, that is the case in Figure 38a. Looking at the first example in 38b, A = 000001 B is 000000. This is an unsigned comparison operation, so the values being compared are 1 and 0, so the output should be low for false. As we can see, that is the case in Figure 38b. The rest of the examples can be seen in the waveforms.

Bitwise Set Less Than Signed

The tenth simulation will be done for the bitwise set less than signed.

Figure **43a** and **43b** below is shows results of the bitwise slt waveform. Our results should correspond with Figure 29.




Figure 43a: SLT Waveform 1




Figure 43b: SLT Waveform 2

Looking at the figures above, we can see our design for the slt is correct. We see comparing the waveform to the truth table. Looking at the first example in 39a, $A = 000010 \, B$ is 000001. This is an signed comparison operation, so the values being compared are 2 and 1, so the output should be low for false. As we can see, that is the case in Figure 39b. Looking at the first example in 39b, $A = 111111 \, B$ is 000001. This is an signed comparison operation, so the values being compared are -1 and 1, so the output should be high for true. As we can see, that is the case in Figure 39b. The rest of the examples can be seen in the waveforms.

Bitwise Operation Redesign

The eleventh simulation will be done for the bitwise redesign (aka the final design)

Figure **44a and 44b** below is shows results of the bitwise operation circuit in VMF. It should correspond with how it was described in the specifications.




Figure 44a: Redesign/Final Design Waveform 1




Figure 44b: Redesign/Final Design Waveform 2

Looking at the figures above, we can see our design is correct. I kept the same inputs for all different opcodes just to make It clearer, and a different opcode for each case. The outputs follow accordingly depending on the input. For example, for opcode 0001, we have the **or** operation, and the output shown is 101110, which is correct when 101100 OR 000010. All the other outputs can be seen in the Figure. For Figure 40b, this confirms the design of buttonStart, showing there nothing is outputted when the button isn't used.

Next in Figure **45** on the next page is the VHDL testbench code of the bitwise operation circuit in ModelSim. It should correspond with how it was described in the specifications.

```
-- (First, Last) John Arena -CSC 342/343 - Lab 3 - Spring 2019 Due: 4/1/19
-- Arena bitwise tb.vhd
library ieee;
use ieee.std logic 1164.all;
entity Arena_bitwise_tb is
end Arena bitwise tb;
architecture Arena bitwise tb arch of Arena bitwise tb is
   signal Arena a bitwiseIN tb, Arena b bitwiseIN tb: std logic vector (5
downto ();
   signal Arena result bitwiseOUT tb: std logic vector (5 downto 0);
      signal Arena opcode tb: std logic vector (3 downto 0);
      signal Arena buttonStart tb: std logic;
begin
      UUT : entity work. Arena bitwise port map (Arena a bitwise IN =>
Arena a bitwiseIN tb, Arena b bitwiseIN => Arena b bitwiseIN tb,
         Arena_result_bitwiseOUT => Arena_result_bitwiseOUT_tb, Arena_opcode
=> Arena opcode tb, Arena buttonStart => Arena buttonStart tb);
```

```
tb1: process
      constant period: time := 40ns;
            Arena a bitwiseIN tb <= "000000";
            Arena opcode tb <="0000"; -- Test for NOT operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "1111111") -- Expected output
            report "Test failed for input 000000 for NOT" severity error;
            Arena a bitwiseIN tb <= "111111";
            Arena opcode tb <="0000"; -- Test for NOT operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for input 111111 for NOT" severity error;
            Arena a bitwiseIN tb <= "101010";
            Arena opcode tb <="0000"; -- Test for NOT operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "010101") -- Expected output
            report "Test failed for input 101010 for NOT" severity error;
            Arena a bitwiseIN tb <= "000001";
            Arena b bitwiseIN tb <= "1111111";
            Arena opcode tb <="0001"; -- Test for OR operation
            Arena buttonStart tb <= '0';
         wait for period;
            assert(Arena result bitwiseOUT tb = "1111111") -- Expected output
            report "Test failed for input A:000001 and B:111111 for OR"
severity error;
            Arena a bitwiseIN tb <= "000000";
            Arena b bitwiseIN tb <= "000000";
            Arena opcode tb <="0001"; -- Test for OR operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for input A:000000 and B:0000000 for OR"
severity error;
            Arena a bitwiseIN tb <= "000000";
            Arena b bitwiseIN tb <= "000000";
            Arena opcode tb <="0010"; -- Test for AND operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for inputs A:000000 and B:000000 for AND"
severity error;
            Arena a bitwiseIN tb <= "000011";
            Arena b bitwiseIN tb <= "111100";
            Arena opcode tb <="0010"; -- Test for AND operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
```

```
report "Test failed for inputs A:000011 and B:111100 for AND"
severity error;
            Arena a bitwiseIN tb <= "000001";
            Arena b bitwiseIN tb <= "1111111";
            Arena opcode tb <="0010"; -- Test for AND operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000001") -- Expected output
            report "Test failed for inputs A:000001 and B:111111 for AND"
severity error;
            Arena a bitwiseIN tb <= "000000";
            Arena b bitwiseIN tb <= "000000";
            Arena opcode tb <="0011"; -- Test for XOR operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for inputs A:000000 and B:000000 for XOR"
severity error;
            Arena a bitwiseIN tb <= "101010";
            Arena b bitwiseIN tb <= "010101";
            Arena opcode tb <="0011"; -- Test for XOR operation
            Arena buttonStart tb <= '0';
         wait for period;
            assert(Arena result bitwiseOUT tb = "1111111") -- Expected output
            report "Test failed for inputs A:101010 and B:010101 for XOR"
severity error;
            Arena a bitwiseIN tb <= "1111111";
            Arena b bitwiseIN tb <= "1111111";
            Arena opcode tb <="0011"; -- Test for XOR operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for inputs A:111111 and B:111111 for XOR"
severity error;
            Arena a bitwiseIN tb <= "100000";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="0100"; -- Test for BSR operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "010000") -- Expected output
            report "Test failed for inputs A:100000 and B:000001 for BSR"
severity error;
            Arena a bitwiseIN tb <= "100011";
            Arena b bitwiseIN tb <= "000011";
            Arena opcode tb <="0100"; -- Test for BSR operation
            Arena buttonStart tb <= '0';
         wait for period;
            assert(Arena result bitwiseOUT tb = "000100") -- Expected output
            report "Test failed for inputs A:100011 and B:000011 for BSR"
severity error;
```

```
Arena a bitwiseIN tb <= "000001";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="0101"; -- Test for BSL operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000010") -- Expected output
            report "Test failed for inputs A:000001 and B:000001 for BSL"
severity error;
            Arena a bitwiseIN tb <= "110001";
            Arena b bitwiseIN tb <= "000011";
            Arena opcode tb <="0101"; -- Test for BSL operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "001000") -- Expected output
            report "Test failed for inputs A:110001 and B:000011 for BSL"
severity error;
            Arena a bitwiseIN tb <= "000001";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="0110"; -- Test for BRR operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "100000") -- Expected output
            report "Test failed for inputs A:000001 and B:000001 for BRR"
severity error;
            Arena a bitwiseIN tb <= "001000";
            Arena b bitwiseIN tb <= "000011";
            Arena opcode tb <="0110"; -- Test for BRR operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000001") -- Expected output
            report "Test failed for inputs A:001000 and B:000011 for BRR"
severity error;
            Arena a bitwiseIN tb <= "100000";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="0111"; -- Test for BRL operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000001") -- Expected output
            report "Test failed for inputs A:100000 and B:000001 for BRL"
severity error;
            Arena a bitwiseIN tb <= "000100";
            Arena b bitwiseIN tb <= "000011";
            Arena opcode tb <="0111"; -- Test for BRL operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "100000") -- Expected output
            report "Test failed for inputs A:000100 and B:000011 for BRL"
severity error;
            Arena a bitwiseIN tb <= "000000";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="1000"; -- Test for SLTU operation
```

```
Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000001") -- Expected output
            report "Test failed for inputs A:000000 and B:000001 for SLTU"
severity error;
            Arena a bitwiseIN tb <= "1111111";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="1000"; -- Test for SLTU operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for inputs A:111111 and B:000001 for SLTU"
severity error;
            Arena a bitwiseIN tb <= "000000";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="1001"; -- Test for SLT operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000001") -- Expected output
            report "Test failed for inputs A:000000 and B:000001 for SLT"
severity error;
            Arena a bitwiseIN tb <= "1111111";
            Arena b bitwiseIN tb <= "000001";
            Arena opcode tb <="1001"; -- Test for SLT operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000001") -- Expected output
            report "Test failed for inputs A:111111 and B:000001 for SLT"
severity error;
            Arena a bitwiseIN tb <= "1111110";
            Arena b bitwiseIN tb <= "111101";
            Arena opcode tb <="1001"; -- Test for SLT operation
            Arena buttonStart tb <= '0';
        wait for period;
            assert(Arena result bitwiseOUT tb = "000000") -- Expected output
            report "Test failed for inputs A:111110 and B:111101 for SLT"
severity error;
            wait;
      end process;
     end Arena bitwise to arch; Figure 45: VHDL Code BITWISE TestBench
```

end Arena_bitwise_tb_aren; rigure 45. Viibe code bii vvise restbenen



Figure 46a: Redesign/Final Design TB Waveform 1



Figure 46b: Redesign/Final Design TB Waveform 2




Figure 46c: Redesign/Final Design TB Waveform 2


Looking at Figure **46a**, **46b** and **46c** above shows results of the bitwise testbench in ModelSim. We can see our design is correct. I used inputs for each operation that highlighted the exact functionality of each operation. For example, rotation doesn't lose its values like shift does. Each

opcode as stated already corresponds to a bitwise operation. For example, for opcode 0001, we have the **or** operation, and the output shown is 101110, which is correct when 101100 OR 000010. All the other outputs can be seen in the Figures.

Section 4) Demonstration Pictures

(Not every case is shown in the pictures, all cases shown in video)


NOT



<u>OR</u>



<u>AND</u>



XOR



Bit Shift Right



Bit Shift Left




Bit Rotation Right



Bit Rotation Left



Set Less Than Unsigned



Set Less Than Signed



Section 5) Conclusion

In this lab I designed various circuits, with designing one overall circuit at the end. I would say it was much easier designing everything as one overall circuit. My original design used a schematic importing all the symbols I created for each function. This became problematic with wiring, pin assignments, etc. Very messy and tedious. I realized later I can just have an opcode select the functions. Due to some unfortunate family issues, my mind was just not in the right place and I wasn't thinking straight, so I believe that led me to start off with a bad design. Other than that, this lab was straight forward. In fact, I would say the easiest out of them all so far. I would say I learned a good amount in the differences between operations and **bitwise** operations.