

Scratchy - An open-source generator of lightweight scratchpad-based multi-RISC-V architectures

Joseph W Faye¹, Florent Kermarrec³, Shuvra Bhattacharya¹², Jean-Francois Nezan¹, Maxime Pelcat¹

¹ Univ Rennes, INSA Rennes, CNRS, IETR – UMR 6164, F-35000 Rennes, France

² University of Maryland, College Park, USA

³ Enjoy-Digital, Landivisiau, France

Résumé

Due to the successive technological limitations named "power wall", memory wall", and "instruction-level parallelism wall", processing performance is now obtained by employing domain-specific architectures or general-purpose multi-core architectures [4]. These technologies have introduced system-level complexity, making architectures difficult and costly to evolve and adapt to novel application requirements. System-level design complexity is mitigated by combining well-validated hardware intellectual properties (IPs) interconnected by standard interfaces. To go beyond architectural conservatism and propose diverse and adaptable architectures needed to improve performance [2], system design methods are needed to raise the abstraction level while providing efficient integration and verification. Open-source hardware (OSH) is rapidly spreading as a good practice that delivers the functional description of hardware blocks such as central processing units (CPUs), accelerators, and networks-on-chip under an open-source license. With OSH, a designer can freely study, build and manufacture custom architectures for processing applications with advanced customization. Open source tools for prototyping architectures on Field-Programmable Gate Arrays (FPGA) are increasingly adopted, such as the Open ESP System-on-a-Chip (SoC) Development tool [5] and the OpenPiton open source manycore platform [1]. These tools focus on high-performance cores and require high-end FPGAs to implement a prototype. This work introduces Scratchy, an open-source generator of lightweight scratchpad-based multi-RISC-V architectures. The interconnect and storage of the generated platforms are strongly customizable, and a 4-core Scratchy architecture can fit on a small Intel MAX10 FPGA¹. The Scratchy generator is built upon the S-LAM quasi-MoA [7] implemented in the PREESM [6] rapid prototyping tool and the LiteX SoC Composer tool [3]. The generator produces a cluster of cores communicating through hierarchical scratchpad memories. Our work considers scratchpads as private memories as in Rouxel et al [8].

1. <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=1021>

Bibliographie

1. Balkind (J.), McKeown (M.), Fu (Y.), Nguyen (T.), Zhou (Y.), Lavrov (A.), Shahrad (M.), Fuchs (A.), Payne (S.), Liang (X.), Matl (M.) et Wentzlaff (D.). – OpenPiton : An Open Source Manycore Research Framework. – In *Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems*, pp. 217–232. ACM, 2016.
2. Hennessy (J. L.) et Patterson (D. A.). – A new golden age for computer architecture. *Communications of the ACM*, vol. 62, n2, 2019, pp. 48–60.
3. Kermarrec (F.), Bourdeauducq (S.), Lann (J.-C. L.) et Badier (H.). – LiteX : An open-source SoC builder and library based on Migen Python DSL. *CoRR*, 2020.
4. Krishnakumar (A.), Ogras (U.), Marculescu (R.), Kishinevsky (M.) et Mudge (T.). – Domain-specific architectures : Research problems and promising approaches. *ACM Trans. Embed. Comput. Syst.*, vol. 22, n2, jan 2023.
5. Mantovani (P.), Giri (D.), Di Guglielmo (G.), Piccolboni (L.), Zuckerman (J.), Cota (E. G.), Petracca (M.), Pilato (C.) et Carloni (L. P.). – Agile soc development with open esp. – In *Proceedings of the 39th International Conference on Computer-Aided Design, ICCAD '20, ICCAD '20*, New York, NY, USA, 2020. Association for Computing Machinery.
6. Pelcat (M.), Desnos (K.), Heulot (J.), Guy (C.), Nezan (J.-F.) et Aridhi (S.). – Preesm : A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. – In *2014 6th European Embedded Design in Education and Research Conference (EDERC)*, pp. 36–40, 2014.
7. Pelcat (M.), Nezan (J.), Piat (J.), Croizer (J.) et Aridhi (S.). – A System-Level Architecture Model for Rapid Prototyping of Heterogeneous Multicore Embedded Systems. – In *Conference on Design and Architectures for Signal and Image Processing (DASIP)*, 09 2009.
8. Rouxel (B.), Skalistis (S.), Derrien (S.) et Puaut (I.). – Hiding Communication Delays in Contention-Free Execution for SPM-Based Multi-Core Architectures. – In Quinton (S.) (édité par), *31st Euromicro Conference on Real-Time Systems (ECRTS 2019), Leibniz International Proceedings in Informatics (LIPIcs)*, volume 133, pp. 25 :1–25 :24, Dagstuhl, Germany, 2019. Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik.