

DSP56L007

SYMPHONY™ AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS

Motorola designed the Symphony™ family of high-performance, programmable Digital Signal Processors (DSPs) to support a variety of digital audio applications, including Dolby ProLogic, ATRAC, and Lucasfilm Home THX processing. Software for these applications is licensed by Motorola for integration into products like audio/video receivers, televisions, and automotive sound systems with such user-developed features as digital equalization and sound field processing. The DSP56L007 is an MPU-style general purpose DSP, composed of an efficient 24-bit Digital Signal Processor core, program and data memories, various peripherals optimized for audio, and support circuitry. As illustrated in **Figure 1**, the DSP56000 core family compatible DSP is fed by program memory, two independent data RAMs and two data ROMs, a Serial Audio Interface (SAI), Serial Host Interface (SHI), External Memory Interface (EMI), dedicated I/O lines, on-chip Phase Lock Loop (PLL), and On-Chip Emulation (OnCE™) port. The DSP56L007 has significantly more on-chip memory than the DSP56004 and is the 3.3 V version of the DSP56007.




Figure 1 DSP56L007 Block Diagram

TABLE OF CONTENTS

SECTION 1	SIGNAL/CONNECTION DESCRIPTIONS	1-1
SECTION 2	SPECIFICATIONS	2-1
SECTION 3	PACKAGING	3-1
SECTION 4	DESIGN CONSIDERATIONS	4-1
SECTION 5	ORDERING INFORMATION	5-1

FOR TECHNICAL ASSISTANCE:

Telephone:	1-800-521-6274
Email:	dsphelp@dsp.sps.mot.com
Internet:	http://www.motorola-dsp.com

Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)
“asserted”	Means that a high true (active high) signal is high or that a low true (active low) signal is low
“deasserted”	Means that a high true (active high) signal is low or that a low true (active low) signal is high

Examples:	Signal/Symbol	Logic State	Signal State	Voltage
	$\overline{\text{PIN}}$	True	Asserted	$V_{\text{IL}}/V_{\text{OL}}$
	$\overline{\text{PIN}}$	False	Deasserted	$V_{\text{IH}}/V_{\text{OH}}$
	PIN	True	Asserted	$V_{\text{IH}}/V_{\text{OH}}$
	PIN	False	Deasserted	$V_{\text{IL}}/V_{\text{OL}}$

Note: Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

FEATURES

Digital Signal Processing Core

- Efficient, object code compatible with the 24-bit DSP56000 core family engine
- Up to 20 Million Instructions Per Second (MIPS)—50 ns instruction cycle at 40 MHz
- Highly parallel instruction set with unique DSP addressing modes
- Two 56-bit accumulators including extension byte
- Parallel 24×24 -bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
- Double precision 48×48 -bit multiply with 96-bit result in 6 instruction cycles
- 56-bit addition/subtraction in 1 instruction cycle
- Fractional and integer arithmetic with support for multiprecision arithmetic
- Hardware support for block floating-point Fast Fourier Transforms (FFT)
- Hardware nested DO loops
- Zero-overhead fast interrupts (2 instruction cycles)
- Four 24-bit internal data buses and three 16-bit internal address buses for simultaneous accesses to one program and two data memories
- Fabricated in high-density CMOS

Memory

- On-chip modified Harvard architecture, which permits simultaneous accesses to program and two data memories
- Bootstrap loading from Serial Host Interface or External Memory Interface

Table 1 Memory Configuration (Word width is 24 bits)

Mode	Program		X Data		Y Data		Bootstrap ROM
	ROM	RAM	ROM	RAM	ROM	RAM	
0	6400	None	512	1024	512	2176	52
1	5120	1024	512	1024	512	1152	52

Peripheral and Support Circuits

- Serial Audio Interface (SAI) includes two receivers and three transmitters, master or slave capability, implementation of I²S, Sony, and Matsushita audio protocols; and two sets of SAI interrupt vectors
- Serial Host Interface (SHI) features single master capability, 10-word receive FIFO, and support for 8-, 16-, and 24-bit words
- External Memory Interface (EMI), implemented as a peripheral supporting:
 - Page-mode DRAMs (one or two chips): 64 K × 4, 256 K × 4, and 4 M × 4 bits
 - SRAMs (one to four): 256 K × 8 bits
 - Data bus may be 4 or 8 bits wide
 - Data words may be 8, 12, 16, 20, or 24 bits wide
- Four dedicated, independent, programmable General Purpose Input/Output (GPIO) lines
- On-chip peripheral registers memory mapped in data memory space
- Three external interrupt request pins
- On-Chip Emulation (OnCE) port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the core clock
- Power-saving Wait and Stop modes
- Fully static, HCMOS design for operating frequencies down to dc
- 80-pin plastic Quad Flat Pack surface-mount package; 14 × 14 × 2.20 mm (2.15–2.45 mm range); 0.65 mm lead pitch
- 3.3 V power supply

PRODUCT DOCUMENTATION

Table 2 lists the documents that provide a complete description of the DSP56L007 and are required to design properly with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).

Table 2 DSP56L007 Documentation

Document Name	Description of Content	Order Number
DSP56000 Family Manual	DSP56000 core family architecture and the 24-bit core processor and instruction set	DSP56KFAMUM/AD
DSP56007 User's Manual	Memory, peripherals, and interfaces	DSP56007UM/AD
DSP56L007 Technical Data	Electrical and timing specifications, and pin and package descriptions	DSP56L007/D



SECTION 1

SIGNAL/CONNECTION DESCRIPTIONS

SIGNAL GROUPINGS

The DSP56L007 input and output signals are organized into the nine functional groups, as shown in **Table 1-1**. The individual signals are illustrated in **Figure 1-1**.

Table 1-1 DSP56L007 Functional Group Signal Allocations

Functional Group	Number of Signals	Detailed Description
Power (V_{CC})	9	Table 1-2
Ground (GND)	13	Table 1-3
Phase Lock Loop (PLL)	3	Table 1-4
External Memory Interface (EMI)	29	Table 1-5 and Table 1-6
Interrupt and Mode Control	4	Table 1-7
Serial Host Interface (SHI)	5	Table 1-8
Serial Audio Interface (SAI)	9	Table 1-9 and Table 1-10
General Purpose Input/Output (GPIO)	4	Table 1-11
On-Chip Emulation (OnCE) port	4	Table 1-12
Total	80	

Signal Groupings




Figure 1-1 DSP56L007 Signals

POWER

Table 1-2 Power Inputs

Power Name	Description
V_{CCP}	PLL Power — V_{CCP} provides isolated power for the Phase Lock Loop (PLL). The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V_{CC} power rail.
V_{CCQ}	Quiet Power — V_{CCQ} provides isolated power for the internal processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.
V_{CCA}	Address Bus Power — V_{CCA} provides isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.
V_{CCD}	Data Bus Power — V_{CCD} provides isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.
V_{CCS}	Serial Interface Power — V_{CCS} provides isolated power for the SHI and SAI. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors.

GROUND

Table 1-3 Grounds

Ground Name	Description
GND_P	PLL Ground — GND_P is ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V_{CCP} should be bypassed to GND_P by a 0.47 μF capacitor located as close as possible to the chip package.
GND_Q	Quiet Ground — GND_Q provides isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND_A	Address Bus Ground — GND_A provides isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND_D	Data Bus Ground — GND_D provides isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND_S	Serial Interface Ground — GND_S provides isolated ground for the SHI and SAI. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.

CLOCK AND PLL SIGNALS

Note: While the PLL on this DSP is identical to the PLL described in the *DSP56000 Family Manual*, two of the signals have not been implemented externally. Specifically, there is no PLOCK signal or CKOUT signal available. Therefore, the internal clock is not directly accessible and there is no external indication that the PLL is locked. These signals were omitted to reduce the number of pins and allow this DSP to be put in a smaller, less expensive package.

Table 1-4 Clock and PLL Signals

Signal Name	Signal Type	State During Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal —This input should be connected to an external clock source. If the PLL is enabled, this signal is internally connected to the on-chip PLL. The PLL can multiply the frequency on the EXTAL pin to generate the internal DSP clock. The PLL output is divided by two to produce a four-phase instruction cycle clock, with the minimum instruction time being two PLL output clock periods. If the PLL is disabled, EXTAL is divided by two to produce the four-phase instruction cycle clock.
PCAP	Input	Input	<p>PLL Filter Capacitor—This input is used to connect a high-quality (high “Q” factor) external capacitor needed for the PLL filter. The capacitor should be as close as possible to the DSP with heavy, short traces connecting one terminal of the capacitor to PCAP and the other terminal to V_{CCP}. The required capacitor value is specified in Table 2-6 on page 2-6.</p> <p>Note: When short lock time is critical, low dielectric absorption capacitors such as polystyrene, polypropylene, or teflon are recommended.</p> <p>If the PLL is not used (i.e., it remains disabled at all times), there is no need to connect a capacitor to the PCAP pin. It may remain unconnected, or be tied to either V_{CC} or GND.</p>
PINIT	Input	Input	PLL Initialization (PINIT) —During the assertion of hardware reset, the value on the PINIT line is written into the PEN bit of the PCTL register. When set, the PEN bit enables the PLL by causing it to derive the internal clocks from the PLL voltage controlled oscillator output. When the bit is cleared, the PLL is disabled and the DSP’s internal clocks are derived from the clock connected to the EXTAL signal. After hardware $\overline{\text{RESET}}$ is deasserted, the PINIT signal is ignored.

EXTERNAL MEMORY INTERFACE (EMI)

Table 1-5 External Memory Interface (EMI) Signals

Signal Name	Signal Type	State During Reset	Signal Description
MA0–MA14	Output	Table 1-6	Memory Address Lines 0–14 —The MA0–MA10 lines provide the multiplexed row/column addresses for DRAM accesses. Lines MA0–MA14 provide the non-multiplexed address lines 0–14 for SRAM accesses.
MA15	Output	Table 1-6	Memory Address Line 15 (MA15) —This line functions as the non-multiplexed address line 15.
$\overline{\text{MCS3}}$			Memory Chip Select 3 ($\overline{\text{MCS3}}$) —For SRAM accesses, this line functions as memory chip select 3.
MA16	Output	Table 1-6	Memory Address Line 16 (MA16) —This line functions as the non-multiplexed address line 16 or as memory chip select 2 for SRAM accesses.
$\overline{\text{MCS2}}$			Memory Chip Select 2 ($\overline{\text{MCS2}}$) —For SRAM access, this line functions as memory chip select 2.
$\overline{\text{MCAS}}$			Memory Column Address Strobe ($\overline{\text{MCAS}}$) —This line functions as the Memory Column Address Strobe ($\overline{\text{MCAS}}$) during DRAM accesses.
MA17	Output	Table 1-6	Memory Address Line 17 (MA17) —This line functions as the non-multiplexed address line 17.
$\overline{\text{MCS1}}$			Memory Chip Select 1 ($\overline{\text{MCS1}}$) —This line functions as chip select 1 for SRAM accesses.
$\overline{\text{MRAS}}$			Memory Row Address Strobe ($\overline{\text{MRAS}}$) —This line also functions as the Memory Row Address Strobe during DRAM accesses.
$\overline{\text{MCS0}}$	Output	Table 1-6	Memory Chip Select 0 —This line functions as memory chip select 0 for SRAM accesses.
$\overline{\text{MWR}}$	Output	Table 1-6	Memory Write Strobe —This line is asserted when writing to external memory.
$\overline{\text{MRD}}$	Output	Table 1-6	Memory Read Strobe —This line is asserted when reading external memory.

Table 1-5 External Memory Interface (EMI) Signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
MD0–MD7	Bidi-rectional	Tri-stated	Data Bus —These signals provide the bidirectional data bus for EMI accesses. They are inputs during reads from external memory, outputs during writes to external memory, and tri-stated if no external access is taking place. If the data bus width is defined as four bits wide, only signals MD0–MD3 are active, while signals MD4–MD7 remain tri-stated. While tri-stated, MD0–MD7 are disconnected from the pins and do not require external pull-ups.

Table 1-6 EMI States during Reset and Stop States

Signal	Operating Mode			
	Hardware Reset	Software Reset	Individual Reset	Stop Mode
MA0–MA14	Driven High	Previous State	Previous State	Previous State
MA15	Driven High	Driven High	Previous State	Previous State
MCS3	Driven High	Driven High	Driven High	Driven High
MA16	Driven High	Driven High	Previous State	Previous State
MCS2	Driven High	Driven High	Driven High	Driven High
$\overline{\text{MCAS}}$: DRAM refresh disabled DRAM refresh enabled	Driven High Driven High	Driven High Driven High	Driven High Driven Low	Driven High Driven High
MA17	Driven High	Driven High	Previous State	Previous State
$\overline{\text{MCS1}}$	Driven High	Driven High	Driven High	Driven High
$\overline{\text{MRAS}}$: DRAM refresh disabled DRAM refresh enabled	Driven High Driven High	Driven High Driven High	Driven High Driven Low	Driven High Driven High
$\overline{\text{MCS0}}$	Driven High	Driven High	Driven High	Driven High
$\overline{\text{MWR}}$	Driven High	Driven High	Driven High	Driven High
$\overline{\text{MRD}}$	Driven High	Driven High	Driven High	Driven High

INTERRUPT AND MODE CONTROL

The interrupt and mode control signals select the DSP's operating mode as it comes out of hardware reset and receives interrupt requests from external sources after reset.

Table 1-7 Interrupt and Mode Control Signals

Signal Name	Signal Type	State During Reset	Signal Description
MODA	Input	Input (MODA)	<p>Mode Select A—This input signal has three functions:</p> <ul style="list-style-type: none"> to work with the MODB and MODC signals to select the DSP's initial operating mode, to allow an external device to request a DSP interrupt after internal synchronization, and to turn on the internal clock generator when the DSP is in the Stop processing state, causing the DSP to resume processing. <p>MODA is read and internally latched in the DSP when the processor exits the Reset state. The logic state present on the MODA, MODB, and MODC pins selects the initial DSP operating mode. Several clock cycles after leaving the Reset state, the MODA signal changes to the external interrupt request $\overline{\text{IRQA}}$. The DSP operating mode can be changed by software after reset.</p>
$\overline{\text{IRQA}}$	Input		<p>External Interrupt Request A ($\overline{\text{IRQA}}$)—The $\overline{\text{IRQA}}$ input is a synchronized external interrupt request. It may be programmed to be level-sensitive or negative-edge-triggered. When the signal is edge-triggered, triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal. However, as the fall time of the interrupt signal increases, the probability that noise on $\overline{\text{IRQA}}$ will generate multiple interrupts also increases.</p> <p>While the DSP is in the Stop mode, asserting $\overline{\text{IRQA}}$ gates on the oscillator and, after a clock stabilization delay, enables clocks to the processor and peripherals. Hardware reset causes this input to function as MODA.</p>

Table 1-7 Interrupt and Mode Control Signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
MODB	Input	Input (MODB)	<p>Mode Select B—This input signal has two functions:</p> <ul style="list-style-type: none"> to work with the MODA and MODC signals to select the DSP's initial operating mode, and to allow an external device to request a DSP interrupt after internal synchronization. <p>MODB is read and internally latched in the DSP when the processor exits the Reset state. The logic state present on the MODA, MODB, and MODC pins selects the initial DSP operating mode. Several clock cycles after leaving the Reset state, the MODB signal changes to the external interrupt request $\overline{\text{IRQB}}$. The DSP operating mode can be changed by software after reset.</p>
$\overline{\text{IRQB}}$	Input		<p>External Interrupt Request B ($\overline{\text{IRQB}}$)—The $\overline{\text{IRQB}}$ input is a synchronized external interrupt request. It may be programmed to be level-sensitive or negative-edge-triggered. When the signal is edge-triggered, triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal. However, as the fall time of the interrupt signal increases, the probability that noise on $\overline{\text{IRQB}}$ will generate multiple interrupts also increases. Hardware reset causes this input to function as MODB.</p>

Table 1-7 Interrupt and Mode Control Signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
MODC	Input, edge-triggered	Input (MODC)	<p>Mode Select C—This input signal has two functions:</p> <ul style="list-style-type: none"> to work with the MODA and MODB signals to select the DSP's initial operating mode, and to allow an external device to request a DSP interrupt after internal synchronization. <p>MODC is read and internally latched in the DSP when the processor exits the Reset state. The logic state present on the MODA, MODB, and MODC pins selects the initial DSP operating mode. Several clock cycles after leaving the Reset state, the MODC signal changes to the Non-Maskable Interrupt request, $\overline{\text{NMI}}$. The DSP operating mode can be changed by software after reset.</p>
$\overline{\text{NMI}}$	Input, edge-triggered		<p>Non-Maskable Interrupt Request—The $\overline{\text{NMI}}$ input is a negative-edge-triggered external interrupt request. This is a level 3 interrupt that can not be masked out. Triggering occurs at a voltage level and is not directly related to the fall time of the interrupt signal. However, as the fall time of the interrupt signal increases, the probability that noise on $\overline{\text{NMI}}$ will generate multiple interrupts also increases. Hardware reset causes this input to function as MODC.</p>
$\overline{\text{RESET}}$	Input	Active	<p>$\overline{\text{RESET}}$—This input causes a direct hardware reset of the processor. When $\overline{\text{RESET}}$ is asserted, the DSP is initialized and placed in the Reset state. A Schmitt-trigger input is used for noise immunity. When the reset signal is deasserted, the initial DSP operating mode is latched from the MODA, MODB, and MODC signals. The DSP also samples the PINIT signal and writes its status into the PEN bit of the PLL Control Register. When the DSP comes out of the Reset state, deassertion occurs at a voltage level and is not directly related to the rise time of the $\overline{\text{RESET}}$ signal. However, the probability that noise on $\overline{\text{RESET}}$ will generate multiple resets increases with increasing rise time of the $\overline{\text{RESET}}$ signal.</p> <p>For proper hardware reset to occur, the clock must be active, since a number of clock ticks are required for proper propagation of the hardware Reset state.</p>

SERIAL HOST INTERFACE (SHI)

The Serial Host Interface (SHI) has five I/O signals, which may be configured to operate in either SPI or I²C mode. **Table 1-8** lists the SHI signals.

Table 1-8 Serial Host Interface (SHI) signals

Signal Name	Signal Type	State During Reset	Signal Description
SCK	Input or Output	Tri-stated	<p>SPI Serial Clock (SCK)—The SCK signal is an output when the SPI is configured as a master, and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is configured as a master, the SCK signal is derived from the internal SHI clock generator. When the SPI is configured as a slave, the SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the SPI if it is defined as a slave and the Slave Select (\overline{SS}) signal is not asserted. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol.</p>
SCL	Input or Output		<p>I²C Serial Clock (SCL)—SCL carries the clock for bus transactions in the I²C mode. SCL is a Schmitt-trigger input when configured as a slave, and an open-drain output when configured as a master. SCL should be connected to V_{CC} through a pull-up resistor. The maximum allowed internally generated bit clock frequency is:</p> <ul style="list-style-type: none"> • $\frac{F_{OSC}}{4}$ for the SPI mode, and • $\frac{F_{OSC}}{6}$ for the I²C mode <p>The maximum allowed externally generated bit clock frequency is:</p> <ul style="list-style-type: none"> • $\frac{F_{OSC}}{3}$ for the SPI mode, and • $\frac{F_{OSC}}{5}$ for the I²C mode <p>Note: F_{OSC} is the clock on EXTAL.</p> <p>This signal is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).</p>

Table 1-8 Serial Host Interface (SHI) signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
MISO	Input or Output	Tri-stated	SPI Master-In-Slave-Out (MISO) —When the SPI is configured as a master, MISO is the master data input line. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data. This signal is a Schmitt-trigger input when configured for the SPI Master mode, an output when configured for the SPI Slave mode, and tri-stated if configured for the SPI Slave mode when \overline{SS} is deasserted.
SDA	Input or Output		<p>I²C Serial Data and Acknowledge (SDA)—In I²C mode, SDA is a Schmitt-trigger input when receiving and an open-drain output when transmitting. SDA should be connected to V_{CC} through a pull-up resistor. SDA carries the data for I²C transactions. The data in SDA must be stable during the high period of SCL. The data in SDA is only allowed to change when SCL is low. When the bus is free, SDA is high. The SDA line is only allowed to change during the time SCL is high in the case of Start and Stop events. A high-to-low transition of the SDA line while SCL is high is a unique situation, and is defined as the Start event. A low-to-high transition of SDA while SCL is high is a unique situation, and is defined as the Stop event.</p> <p>Note: This line is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).</p>
MOSI	Input or Output	Tri-stated	SPI Master-Out-Slave-In (MOSI) —When the SPI is configured as a master, MOSI is the master data output line. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data. MOSI is the slave data input line when the SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for the SPI Slave mode.
HA0	Input		<p>I²C Slave Address 0 (HA0)—This signal uses a Schmitt-trigger input when configured for the I²C mode. When configured for I²C Slave mode, the HA0 signal is used to form the slave device address. HA0 is ignored when the SHI is configured for the I²C Master mode.</p> <p>Note: This signal is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).</p>

Table 1-8 Serial Host Interface (SHI) signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
\overline{SS}	Input	Tri-stated	<p>SPI Slave Select (\overline{SS})—This signal is an active low Schmitt-trigger input when configured for the SPI mode. When configured for the SPI Slave mode, this signal is used to enable the SPI slave for transfer. When configured for the SPI Master mode, this signal should be kept deasserted. If it is asserted while configured as SPI master, a bus error condition will be flagged.</p>
HA2	Input		<p>I²C Slave Address 2 (HA2)—This signal uses a Schmitt-trigger input when configured for the I²C mode. When configured for the I²C Slave mode, the HA2 signal is used to form the slave device address. HA2 is ignored in the I²C Master mode. If \overline{SS} is deasserted, the SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance state.</p> <p>Note: This signal is tri-stated during hardware reset, software reset, or individual reset (no need for external pull-up in this state).</p>
\overline{HREQ}	Input or Output	Tri-stated	<p>Host Request—This signal is an active low Schmitt-trigger input when configured for the Master mode, but an active low output when configured for the Slave mode. When configured for the Slave mode, \overline{HREQ} is asserted to indicate that the SHI is ready for the next data word transfer and deasserted at the first clock pulse of the new data word transfer. When configured for the Master mode, \overline{HREQ} is an input and when asserted by the external slave device, it will trigger the start of the data word transfer by the master. After finishing the data word transfer, the master will await the next assertion of \overline{HREQ} to proceed to the next transfer.</p> <p>Note: This signal is tri-stated during hardware, software, individual reset, or when the HREQ[1:0] bits (in the HCSR) are cleared (no need for external pull-up in this state).</p>

SERIAL AUDIO INTERFACE (SAI)

The SAI is composed of separate receiver and transmitter sections.

SAI Receiver Section

Table 1-9 Serial Audio Interface (SAI) Receiver signals

Signal Name	Signal Type	State During Reset	Signal Description
SDI0	Input	Tri-stated	<p>Serial Data Input 0—While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary. SDI0 is the serial data input for receiver 0.</p> <p>Note: This signal is high impedance during hardware or software reset, while receiver 0 is disabled ($R0EN = 0$), or while the DSP is in the Stop state.</p>
SDI1	Input	Tri-stated	<p>Serial Data Input 1—While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary. SDI1 is the serial data input for receiver 1.</p> <p>Note: This signal is high impedance during hardware or software reset, while receiver 1 is disabled ($R1EN = 0$), or while the DSP is in the Stop state.</p>
SCKR	Input or Output	Tri-stated	<p>Receive Serial Clock—SCKR is an output if the receiver section is programmed as a master, and a Schmitt-trigger input if programmed as a slave. While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary.</p> <p>Note: SCKR is high impedance if all receivers are disabled (individual reset) and during hardware or software reset, or while the DSP is in the Stop state.</p>

Table 1-9 Serial Audio Interface (SAI) Receiver signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
WSR	Input or Output	Tri-stated	<p>Word Select Receive (WSR)—WSR is an output if the receiver section is configured as a master, and a Schmitt-trigger input if configured as a slave. WSR is used to synchronize the data word and to select the left/right portion of the data sample.</p> <p>Note: WSR is high impedance if all receivers are disabled (individual reset), during hardware reset, during software reset, or while the DSP is in the Stop state. While in the high impedance state, the internal input buffer is disconnected from the signal and no external pull-up is necessary.</p>

SAI Transmitter Section

Table 1-10 Serial Audio Interface (SAI) Transmitter signals

Signal Name	Signal Type	State During Reset	Signal Description
SDO0	Output	Driven High	Serial Data Output 0 (SDO0) —SDO0 is the serial output for transmitter 0. SDO0 is driven high if transmitter 0 is disabled, during individual reset, hardware reset, and software reset, or when the DSP is in the Stop state.
SDO1	Output	Driven High	Serial Data Output 1 (SDO1) —SDO1 is the serial output for transmitter 1. SDO1 is driven high if transmitter 1 is disabled, during individual reset, hardware reset and software reset, or when the DSP is in the Stop state.
SDO2	Output	Driven High	Serial Data Output 2 (SDO2) —SDO2 is the serial output for transmitter 2. SDO2 is driven high if transmitter 2 is disabled, during individual reset, hardware reset and software reset, or when the DSP is in the Stop state.
SCKT	Input or Output	Tri-stated	<p>Serial Clock Transmit (SCKT)—This signal provides the clock for the SAI. SCKT can be an output if the transmit section is configured as a master, or a Schmitt-trigger input if the transmit section is configured as a slave. When the SCKT is an output, it provides an internally generated SAI transmit clock to external circuitry. When the SCKT is an input, it allows external circuitry to clock data out of the SAI.</p> <p>Note: SCKT is high impedance if all transmitters are disabled (individual reset), during hardware reset, software reset, or while the DSP is in the Stop state. While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary.</p>
WST	Input or Output	Tri-stated	<p>Word Select Transmit (WST)—WST is an output if the transmit section is programmed as a master, and a Schmitt-trigger input if it is programmed as a slave. WST is used to synchronize the data word and select the left/right portion of the data sample.</p> <p>Note: WST is high impedance if all transmitters are disabled (individual reset), during hardware or software reset, or while the DSP is in the Stop state. While in the high impedance state, the internal input buffer is disconnected from the pin and no external pull-up is necessary.</p>

GENERAL PURPOSE I/O

Table 1-11 General Purpose I/O (GPIO) Signals

Signal Name	Signal Type	State During Reset	Signal Description
GPIO0–GPIO3	Standard Output, Open-drain Output, or Input	Disconnected	<p>GPIO lines can be used for control and handshake functions between the DSP and external circuitry. Each GPIO line can be configured individually as disconnected, open-drain output, standard output, or an input.</p> <p>Note: Hardware reset or software reset configures all the GPIO lines as disconnected (external circuitry connected to these pins may need pull-ups until the pins are configured for operation).</p>

ON-CHIP EMULATION (OnCE™) PORT

There are four signals associated with the OnCE port controller and its serial interface.

Table 1-12 On-Chip Emulation Port Signals

Signal Name	Signal Type	State During Reset	Signal Description
DSI	Input	Output, Driven Low	<p>Debug Serial Input (DSI)—The DSI signal is the signal through which serial data or commands are provided to the OnCE port controller. The data received on the DSI signal will be recognized only when the DSP has entered the Debug mode of operation. Data must have valid TTL logic levels before the serial clock falling edge. Data is always shifted into the OnCE port Most Significant Bit (MSB) first.</p>
OS0	Output		<p>Operating Status 0 (OS0)—When the DSP is not in the Debug mode, the OS0 signal provides information about the DSP status if it is an output and used in conjunction with the OS1 signal. When switching from output to input, the signal is tri-stated.</p> <p>Note: If the OnCE port is in use, an external pull-down resistor should be attached to the DSI/OS0 signal. If the OnCE port is not in use, the resistor is not required.</p>

Table 1-12 On-Chip Emulation Port Signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
DSCK	Input	Output, Driven Low	Debug Serial Clock (DSCK) —The DSCK/OS1 signal, when an input, is the signal through which the serial clock is supplied to the OnCE port. The serial clock provides pulses required to shift data into and out of the OnCE port. Data is clocked into the OnCE port on the falling edge and is clocked out of the OnCE port on the rising edge.
OS1	Output		<p>Operating Status 1 (OS1)—If the OS1 signal is an output and used in conjunction with the OS0 signal, it provides information about the DSP status when the DSP is not in the Debug mode. The debug serial clock frequency must be no greater than 1/8 of the processor clock frequency. The signal is tri-stated when it is changing from input to output.</p> <p>Note: If the OnCE port is in use, an external pull-down resistor should be attached to the DSCK/OS1 pin. If the OnCE port is not in use, the resistor is not required.</p>
DSO	Output	Driven High	<p>Debug Serial Output (DSO)—The DSO line provides the data contained in one of the OnCE port controller registers as specified by the last command received from the command controller. The Most Significant Bit (MSB) of the data word is always shifted out of the OnCE port first. Data is clocked out of the OnCE port on the rising edge of DSCK.</p> <p>The DSO line also provides acknowledge pulses to the external command controller. When the DSP enters the Debug mode, the DSO line will be pulsed low to indicate that the OnCE port is waiting for commands. After receiving a read command, the DSO line will be pulsed low to indicate that the requested data is available and the OnCE port is ready to receive clock pulses in order to deliver the data. After receiving a write command, the DSO line will be pulsed low to indicate that the OnCE port is ready to receive the data to be written; after the data is written, another acknowledge pulse will be provided.</p> <p>Note: During hardware reset and when idle, the DSO line is held high.</p>

Table 1-12 On-Chip Emulation Port Signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
\overline{DR}	Input	Input	<p>Debug Request (\overline{DR})—The debug request input provides a means of entering the Debug mode of operation. This signal, when asserted (pulled low), will cause the DSP to finish the current instruction being executed, to save the instruction pipeline information, to enter the Debug mode, and to wait for commands to be entered from the debug serial input line. While the DSP is in the Debug mode, the user can reset the OnCE port controller by asserting \overline{DR}, waiting for an acknowledge pulse on DSO, and then deasserting \overline{DR}. It may be necessary to reset the OnCE port controller in cases where synchronization between the OnCE port controller and external circuitry is lost. Asserting \overline{DR} when the DSP is in the Wait or the Stop mode, and keeping it asserted until an acknowledge pulse in the DSP is produced, puts the DSP into the Debug mode. After receiving the acknowledge pulse, \overline{DR} must be deasserted before sending the first OnCE port command. For more information, see Methods Of Entering The Debug Mode in the <i>DSP56000 Family Manual</i>.</p> <p>Note: If the OnCE port is not in use, an external pull-up resistor should be attached to the \overline{DR} line.</p>



SECTION 2

SPECIFICATIONS

INTRODUCTION

The DSP56L007 is fabricated in high density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs.

MAXIMUM RATINGS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a “maximum” value for a specification will never occur in the same device that has a “minimum” value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Specifications

Thermal characteristics

Table 2-1 Maximum Ratings (GND = 0 V_{dc})

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
All Input Voltages	V _{IN}	(GND - 0.5) to (V _{CC} + 0.5)	V
Current Drain per Pin excluding V _{CC} and GND	I	10	mA
Operating Temperature Range	T _J	0 to + 85	°C
Storage Temperature	T _{STG}	-55 to +125	°C

THERMAL CHARACTERISTICS

Table 2-2 Thermal Characteristics

Characteristic	Symbol	QFP Value ³	Unit
Junction-to-ambient thermal resistance ¹	R _{θJA} or θ _{JA}	61.5	°C/W
Junction-to-case thermal resistance ²	R _{θJC} or θ _{JC}	11.8	°C/W
Thermal characterization parameter	Ψ _{JT}	2.7	°C/W
Notes: 1. Junction-to-ambient thermal resistance is based on measurements on a horizontal-single-sided Printed Circuit Board per SEMI G38-87 in natural convection. (SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111). The test boards conform to EIA/JESD51-3. 2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature. 3. These are simulated values. See Note 1 for test board conditions.			

DC ELECTRICAL CHARACTERISTICS

Table 2-3 DC Electrical Characteristics

Characteristics	Symbol	40 MHz			Unit
		Min	Typ	Max	
Supply voltage	V_{CC}	3.0	3.3	3.6	V
Input high voltage					
• EXTAL	V_{IHC}	2.7	—	V_{CC}	V
• \overline{RESET}	V_{IHR}	2.5	—	V_{CC}	V
• SHI inputs ¹	V_{IHS}	$0.7 \times V_{CC}$	—	V_{CC}	V
• All other inputs	V_{IH}	2.0	—	V_{CC}	V
Input low voltage					
• EXTAL	V_{ILC}	-0.5	—	0.6	V
• SHI inputs ¹	V_{ILS}	-0.5	—	$0.3 \times V_{CC}$	V
• All other inputs	V_{IL}	-0.5	—	0.8	V
Input leakage current	I_{IN}				
• EXTAL, \overline{RESET} , MODA, MODB, MODC, \overline{DR}		-1	—	1	μA
• Other Input Pins (@ 2.4 V/0.4 V)		-10	—	10	μA
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I_{TSI}	-10	—	10	μA
Output high voltage ($I_{OH} = -0.4$ mA)	V_{OH}	2.4	—	—	V
Output low voltage ($I_{OL} = 3.2$ mA)	V_{OL}	—	—	0.4	V
SCK/SCL $I_{OL} = 6.7$ mA					
MISO/SDA $I_{OL} = 6.7$ mA					
\overline{HREQ} $I_{OL} = 6.7$ mA					
Internal Supply Current					
• Normal mode	I_{CCI}	—	40	50 ⁴	mA
• Wait mode	I_{CCW}	—	6	10	mA
• Stop mode ²	I_{CCS}	—	2	65	μA
PLL supply current		—	0.4	0.6	mA
Input capacitance ³	C_{IN}	—	10	—	pF
Notes: 1. The SHI inputs are: MOSI/HA0, \overline{SS} /HA2, MISO/SDA, SCK/SCL, and \overline{HREQ} . 2. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). PLL signals are disabled during Stop state. 3. Periodically sampled and not 100% tested 4. Maximum values are derived using the methodology described in Section 4 . Actual maximums are application dependent and may vary widely from these numbers.					

AC ELECTRICAL CHARACTERISTICS

The timing waveforms in the AC Electrical Characteristics are tested with a V_{IL} maximum of 0.5 V and a V_{IH} minimum of 2.4 V for all pins, except EXTAL, \overline{RESET} , MODA, MODB, MODC, and SHI pins (MOSI/HA0, \overline{SS} /HA2, MISO/SDA, SCK/SCL, \overline{HREQ}). These pins are tested using the input levels set forth in the DC Electrical Characteristics. AC timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. DSP56L007 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.

All output delays are given for a 50 pF load unless otherwise specified.

For load capacitance greater than 50 pF, the drive capability of the output pins typically decreases linearly:

1. At 1.5 ns per 10 pF of additional capacitance at all output pins except MOSI/HA0, MISO/SDA, SCK/SCL, \overline{HREQ}
2. At 1.0 ns per 10 pF of additional capacitance at output pins MOSI/HA0, MISO/SDA, SCK/SCL, \overline{HREQ} (in SPI mode only)

INTERNAL CLOCKS

For each occurrence of T_H , T_L , T_C , or I_{CYC} , substitute with the numbers in **Table 2-4**.

Table 2-4 Internal Clocks

Characteristics	Symbol	Expression
Internal Operation Frequency	f	—
Internal Clock High Period <ul style="list-style-type: none"> • With PLL disabled • With PLL enabled and $MF \leq 4$ • With PLL enabled and $MF > 4$ 	T_H	ET_H (Min) $0.48 \times T_C$ (Max) $0.52 \times T_C$ (Min) $0.467 \times T_C$ (Max) $0.533 \times T_C$
Internal Clock Low Period <ul style="list-style-type: none"> • With PLL disabled • With PLL enabled and $MF \leq 4$ • With PLL enabled and $MF > 4$ 	T_L	ET_L (Min) $0.48 \times T_C$ (Max) $0.52 \times T_C$ (Min) $0.467 \times T_C$ (Max) $0.533 \times T_C$
Internal Clock Cycle Time	T_C	$(DF / MF) \times ET_C$
Instruction Cycle Time	I_{CYC}	$2 \times T_C$


EXTERNAL CLOCK (EXTAL PIN)

The DSP56L007 system clock is externally supplied via the EXTAL pin. Timings shown in this document are valid for clock rise and fall times of 3 ns maximum.

Table 2-5 External Clock (EXTAL Pin)

No.	Characteristics	Sym.	40 MHz		Unit
			Min	Max	
—	Frequency of External Clock (EXTAL Pin)	Ef	0	40	MHz
1	External Clock Input High—EXTAL Pin <ul style="list-style-type: none"> With PLL disabled (46.7%–53.3% duty cycle) With PLL enabled (42.5%–57.5% duty cycle) 	ET _H	11.7 10.5	∞ 235500	ns ns
2	External Clock Input Low—EXTAL Pin <ul style="list-style-type: none"> With PLL disabled (46.7%–53.3% duty cycle) With PLL enabled (42.5%–57.5% duty cycle) 	ET _L	11.7 10.5	∞ 235500	ns ns
3	External Clock Cycle Time <ul style="list-style-type: none"> With PLL disabled With PLL enabled 	ET _C	25 25	∞ 409600	ns ns
4	Instruction Cycle Time = I _{cyc} = 2 × T _C <ul style="list-style-type: none"> With PLL disabled With PLL enabled 	I _{cyc}	50 50	∞ 819200	ns ns

Note: External Clock Input High and External Clock Input Low are measured at 50% of the input transition.



AA0250

Figure 2-1 External Clock Timing

PHASE LOCK LOOP (PLL) CHARACTERISTICS

Table 2-6 Phase Lock Loop (PLL) Characteristics

Characteristics	Expression	Min	Max	Unit
VCO frequency when PLL enabled	$MF \times Ef$	10	f	MHz
PLL external capacitor (PCAP pin to V_{CCP})	$MF \times C_{PCAP}$ @ $MF \leq 4$ @ $MF > 4$	$MF \times 340$ $MF \times 380$	$MF \times 480$ $MF \times 970$	pF pF
Note: Cpcap is the value of the PLL capacitor (connected between PCAP pin and V_{CCP}) for $MF = 1$. The recommended value for Cpcap is 400 pF for $MF \leq 4$ and 540 pF for $MF > 4$. The maximum VCO frequency is limited to the internal operation frequency, defined in Table 2-4 .				


RESET, STOP, MODE SELECT, AND INTERRUPT TIMING

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing ($C_L = 50 \text{ pF} + 2 \text{ TTL Loads}$)

No.	Characteristics	Min	Max	Unit
10	Minimum $\overline{\text{RESET}}$ assertion width: <ul style="list-style-type: none"> • PLL disabled • PLL enabled¹ 	$25 \times T_C$ $2500 \times ET_C$	— —	ns ns
14	Mode Select Setup Time	21	—	ns
15	Mode Select Hold Time	0	—	ns
16	Minimum Edge-triggered Interrupt Request Assertion Width	13	—	ns
16a	Minimum Edge-triggered Interrupt Request Deassertion Width	13	—	ns
18	Delay from $\overline{\text{IRQA}}$, $\overline{\text{IRQB}}$, $\overline{\text{NMI}}$ Assertion to GPIO Valid Caused by First Interrupt Instruction Execution	$12 \times T_C + T_H$	—	ns
22	Delay from General Purpose Output Valid to Interrupt Request Deassertion for Level Sensitive Fast Interrupts—If Second Interrupt Instruction is: ² <ul style="list-style-type: none"> • Single Cycle • Two Cycles 		$T_L - 31$ $(2 \times T_C) + T_L - 31$	ns ns
25	Duration of $\overline{\text{IRQA}}$ Assertion for Recovery from Stop State	12	—	ns
27	Duration for Level Sensitive $\overline{\text{IRQA}}$ Assertion to ensure interrupt service (when exiting “STOP”) <ul style="list-style-type: none"> • Stable External Clock, OMR Bit 6 = 1 • Stable External Clock, PCTL Bit 17 = 1 	$6 \times T_C + T_L$ 12	— —	ns ns

Notes: 1. This timing requirement is sensitive to the quality of the external PLL capacitor connected to the PCAP pin. For capacitor values *less than or equal to* 2 nF, asserting $\overline{\text{RESET}}$ according to this timing requirement will ensure proper processor initialization for capacitors with a $\Delta C/C$ *less than* 0.5%. (This is typical for ceramic capacitors.) For capacitor values *greater than* 2 nF, asserting $\overline{\text{RESET}}$ according to this timing requirement will ensure proper processor initialization for capacitors with a $\Delta C/C$ *less than* 0.01%. (This is typical for Teflon, polystyrene, and polypropylene capacitors.) However, capacitors with values *greater than* 2 nF with a $\Delta C/C$ *greater than* 0.01% may require longer $\overline{\text{RESET}}$ assertion to ensure proper initialization.


2. When using fast interrupts and $\overline{\text{IRQA}}$ and $\overline{\text{IRQB}}$ are defined as level-sensitive, then timing 22 applies to prevent multiple interrupt service. To avoid these timing restrictions, the Negative Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.



AA0251


Figure 2-2 Reset Timing

RESET, Stop, Mode Select, and Interrupt Timing




AA0252

Figure 2-3 Operating Mode Select Timing




AA0253

Figure 2-4 External Interrupt Timing (Negative Edge-triggered)




AA0254

Figure 2-5 External Level-sensitive Fast Interrupt Timing



AA0255

Figure 2-6 Recovery from Stop State Using $\overline{\text{IRQA}}$



AA0256

Figure 2-7 Recovery from Stop State Using $\overline{\text{IRQA}}$ Interrupt Service

EXTERNAL MEMORY INTERFACE (EMI) DRAM TIMING

$$C_L = 50 \text{ pF} + 2 \text{ TTL Loads}$$

Table 2-8 External Memory Interface (EMI) DRAM Timing

No.	Characteristics	Symbol	Timing Mode	Expression	40 MHz		Unit
					Min	Max	
41	Page Mode Cycle Time	T_{PC}	slow	$4 \times T_C$	100	—	ns
			fast	$3 \times T_C$	75	—	ns
42	\overline{RAS} or \overline{RD} Assertion to Data Valid	T_{RAC}, T_{GA}	slow	$7 \times T_C - 16$	—	159	ns
			fast	$5 \times T_C - 16$	—	109	ns
43	\overline{CAS} Assertion to Data Valid	T_{CAC}	slow	$3 \times T_C - 10$	—	65	ns
			fast	$2 \times T_C - 10$	—	40	ns
44	Column Address Valid to Data Valid	T_{AA}	slow	$3 \times T_C + T_L - 7$	—	80	ns
			fast	$2 \times T_C + T_L - 7$	—	55	ns
45	\overline{CAS} Assertion to Data Active	T_{CLZ}		0	0	—	ns
46	\overline{RAS} Assertion Pulse Width (Page Mode Access Only)	T_{RASP}	slow	$3 \times T_C - 11 + n \times 4 \times T_C$	264	—	ns
			fast	$2 \times T_C - 11 + n \times 3 \times T_C$	189	—	ns
47	\overline{RAS} Assertion Pulse Width (Single Access Only)	T_{RAS}	slow	$7 \times T_C - 11$	164	—	ns
			fast	$5 \times T_C - 11$	114	—	ns
48	\overline{RAS} or \overline{CAS} Deassertion to \overline{RAS} Assertion	T_{RP}, T_{CRP}	slow	$5 \times T_C - 5$	120	—	ns
			fast	$3 \times T_C - 5$	70	—	ns
49	\overline{CAS} Assertion Pulse Width	T_{CAS}	slow	$3 \times T_C - 10$	65	—	ns
			fast	$2 \times T_C - 10$	40	—	ns
50	Last \overline{CAS} Assertion to \overline{RAS} Deassertion (Page Mode Access Only)	T_{RSH}	slow	$3 \times T_C - 15$	60	—	ns
			fast	$2 \times T_C - 15$	35	—	ns
51	\overline{RAS} or \overline{WR} Assertion to \overline{CAS} Deassertion	T_{CSH}, T_{CWL}	slow	$7 \times T_C - 15$	160	—	ns
			fast	$5 \times T_C - 15$	110	—	ns
52	\overline{RAS} Assertion to \overline{CAS} Assertion	T_{RCD}	slow	$4 \times T_C - 13$	87	—	ns
			fast	$3 \times T_C - 13$	62	—	ns
53	\overline{RAS} Assertion to Column Address Valid	T_{RAD}	slow	$3 \times T_C + T_H - 13$	74	—	ns
			fast	$2 \times T_C + T_H - 13$	49	—	ns
54	\overline{CAS} Deassertion Pulse Width (Page Mode Access Only)	T_{CP}		$T_C - 5$	20	—	ns
55	Row Address Valid to \overline{RAS} Assertion (Row Address Setup Time)	T_{ASR}		$T_L - 6$	5	—	ns


Table 2-8 External Memory Interface (EMI) DRAM Timing (Continued)

No.	Characteristics	Symbol	Timing Mode	Expression	40 MHz		Unit
					Min	Max	
56	RAS Assertion to ROW Address Not Valid (Row Address Hold Time)	T_{RAH}	slow fast	$3 \times T_C + T_H - 14$ $2 \times T_C + T_H - 14$	73 48	— —	ns ns
57	Column Address Valid to CAS Assertion (Column Address Setup Time)	T_{ASC}		$T_L - 6$	5	—	ns
58	CAS Assertion to Column Address Not Valid (Column Address Hold Time)	T_{CAH}	slow fast	$3 \times T_C + T_H - 14$ $2 \times T_C + T_H - 14$	73 48	— —	ns ns
59	Last \overline{CAS} Assertion to Column Address Not Valid (Column Address Hold Time)	T_{CAH}	slow fast	$7 \times T_C + T_H - 14$ $4 \times T_C + T_H - 14$	173 98	— —	ns ns
60	\overline{RAS} Assertion to Column Address Not Valid	T_{AR}	slow fast	$7 \times T_C + T_H - 14$ $5 \times T_C + T_H - 14$	173 123	— —	ns ns
61	Column Address Valid to RAS Deassertion	T_{RAL}	slow fast	$3 \times T_C + T_L - 7$ $2 \times T_C + T_L - 7$	80 55	— —	ns ns
62	\overline{CAS} , \overline{RAS} , \overline{RD} , or \overline{WR} Deassertion to \overline{WR} or \overline{RD} Assertion	T_{RCH} , T_{RRH}	slow fast	$5 \times T_C - 11$ $3 \times T_C - 11$	114 64	— —	ns ns
63	\overline{CAS} or \overline{RD} Deassertion to Data Not Valid (Data Hold Time)	T_{OFF} , T_{GZ}		0	0	—	ns
64	Random Read or Write Cycle Time (Single Access Only)	T_{RC}	slow fast	$12 \times T_C$ $8 \times T_C$	300 200	— —	ns ns
65	\overline{WR} Deassertion to \overline{CAS} Assertion	T_{RCS}	slow fast	$9 \times T_C - 11$ $6 \times T_C - 11$	214 139	— —	ns ns
66	\overline{CAS} Assertion to \overline{WR} Deassertion	T_{WCH}	slow fast	$3 \times T_C - 13$ $2 \times T_C - 13$	62 37	— —	ns ns
67	Data Valid to \overline{CAS} Assertion (Data Setup Time)	T_{DS}		$T_L - 6$	5	—	ns
68	\overline{CAS} Assertion to Data Not Valid (Data Hold Time)	T_{DH}	slow fast	$3 \times T_C + T_H - 14$ $2 \times T_C + T_H - 14$	72 47	— —	ns ns
69	\overline{RAS} Assertion to Data Not Valid	T_{DHR}	slow fast	$7 \times T_C + T_H - 14$ $5 \times T_C + T_H - 14$	172 122	— —	ns ns

External Memory Interface (EMI) DRAM Timing


Table 2-8 External Memory Interface (EMI) DRAM Timing (Continued)

No.	Characteristics	Symbol	Timing Mode	Expression	40 MHz		Unit
					Min	Max	
70	\overline{WR} Assertion to \overline{CAS} Assertion	T_{WCS}	slow fast	$4 \times T_C - 14$ $3 \times T_C - 14$	86 61	— —	ns ns
71	\overline{WR} Assertion Pulse Width (Single Cycle Only)	T_{WP}	slow fast	$7 \times T_C - 9$ $5 \times T_C - 9$	166 116	— —	ns ns
72	\overline{RAS} Assertion to \overline{WR} Deassertion (Single Cycle Only)	T_{WCR}	slow fast	$7 \times T_C - 15$ $5 \times T_C - 15$	160 110	— —	ns ns
73	\overline{WR} Assertion to Data Active		slow fast	$3 \times T_C + T_H - 13$ $2 \times T_C + T_H - 13$	74 49	— —	ns ns
74	\overline{RD} or \overline{WR} Assertion to \overline{RAS} Deassertion (Single Cycle Only)	T_{ROH} , T_{RWL}	slow fast	$7 \times T_C - 13$ $5 \times T_C - 13$	162 112	— —	ns ns
Note: The value n in T46 is the number of successive accesses. n = 2, 3, 4, or 6.							



AA0257

Figure 2-8 DRAM Single Read Cycle



AA0263

Figure 2-9 DRAM Page Mode Read Cycle





Figure 2-10 DRAM Single Write Cycle



AA0265

Figure 2-11 DRAM Page Mode Write Cycle


EXTERNAL MEMORY INTERFACE (EMI) DRAM REFRESH TIMING

$$C_L = 50\text{pF} + 2 \text{ TTL Loads}$$

Table 2-9 External Memory Interface (EMI) DRAM Refresh Timing

No.	Characteristics	Sym.	Timing Mode	Exp.	40 MHz		Unit
					Min	Max	
81	$\overline{\text{RAS}}$ Deassertion to $\overline{\text{RAS}}$ Assertion	T_{RP}	slow	$6 \times T_C - 7$	143	—	ns
			fast	$4 \times T_C - 7$	93	—	ns
82	$\overline{\text{CAS}}$ Deassertion to $\overline{\text{CAS}}$ Assertion	T_{CPN}	slow	$5 \times T_C - 7$	118	—	ns
			fast	$3 \times T_C - 7$	68	—	ns
83	Refresh Cycle Time	T_{RC}	slow	$13 \times T_C$	325	—	ns
			fast	$9 \times T_C$	225	—	ns
84	$\overline{\text{RAS}}$ Assertion Pulse Width	T_{RAS}	slow	$7 \times T_C - 9$	166	—	ns
			fast	$5 \times T_C - 9$	116	—	ns
85	$\overline{\text{RAS}}$ Deassertion to $\overline{\text{RAS}}$ Assertion for Refresh Cycle	T_{RP}	slow	$5 \times T_C - 5$	120	—	ns
			fast	$3 \times T_C - 5$	70	—	ns
86	$\overline{\text{CAS}}$ Assertion to $\overline{\text{RAS}}$ Assertion on Refresh Cycle	T_{CSR}		$T_C - 7$	18	—	ns
87	$\overline{\text{RAS}}$ Assertion to $\overline{\text{CAS}}$ Deassertion on Refresh Cycle	T_{CHR}	slow	$7 \times T_C - 15$	160	—	ns
			fast	$5 \times T_C - 15$	110	—	ns
88	$\overline{\text{RAS}}$ Deassertion to $\overline{\text{CAS}}$ Assertion on a Refresh Cycle	T_{RPC}	slow	$5 \times T_C - 11$	114	—	ns
			fast	$3 \times T_C - 11$	64	—	ns
89	$\overline{\text{CAS}}$ Deassertion to Data Not Valid	T_{OFF}		0	0	—	ns

Note: T85 happens when a refresh cycle is followed by an access cycle.



AA0266

Figure 2-12 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle


EXTERNAL MEMORY INTERFACE (EMI) SRAM TIMING

$$C_L = 50\text{pF} + 2 \text{ TTL Loads}$$

Table 2-10 External Memory Interface (EMI) SRAM Timing


No.	Characteristics	Symbol	Expression	40 MHz		Unit
				Min	Max	
91	Address Valid and $\overline{\text{CS}}$ Assertion Pulse Width	$T_{\text{RC}}, T_{\text{WC}}$	$4 \times T_C - 11 + Ws \times T_C$	89	—	ns
92	Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Assertion	T_{AS}	$T_C + T_L - 13$	23	—	ns
93	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ Assertion Pulse Width	T_{WP}	$2 \times T_C - 5 + Ws \times T_C$	45	—	ns
94	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ Deassertion to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Assertion	—	$2 \times T_C - 11$	39	—	ns
95	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ Deassertion to Address not Valid	T_{WR}	$T_H - 6$	5	—	ns
96	Address Valid to Input Data Valid	$T_{\text{AA}}, T_{\text{AC}}$	$3 \times T_C + T_L - 15 + Ws \times T_C$	—	72	ns
97	$\overline{\text{RD}}$ Assertion to Input Data Valid	T_{OE}	$2 \times T_C - 15 + Ws \times T_C$	—	35	ns
98	$\overline{\text{RD}}$ Deassertion to Data Not Valid (Data Hold Time)	T_{OHZ}	0	0	—	ns
99	Address Valid to $\overline{\text{WR}}$ Deassertion	$T_{\text{CW}}, T_{\text{AW}}$	$3 \times T_C + T_L - 14 + Ws \times T_C$	73	—	ns
100	Data Setup Time to $\overline{\text{WR}}$ Deassertion	$T_{\text{DS}} (T_{\text{DW}})$	$T_C + T_L - 5 + Ws \times T_C$	32	—	ns
101	Data Hold Time from $\overline{\text{WR}}$ Deassertion	T_{DH}	$T_H - 6$	5	—	ns
102	$\overline{\text{WR}}$ Assertion to Data Valid	—	$T_H + 4$	—	18	ns
103	$\overline{\text{WR}}$ Deassertion to Data high impedance	—	$T_H + 10$	—	23	ns
104	$\overline{\text{WR}}$ Assertion to Data Active	—	$T_H - 6$	5	—	ns
Note: T103 is periodically sampled and not 100% tested.						

External Memory Interface (EMI) SRAM Timing



AA0267

Figure 2-13 SRAM Read Cycle



AA0268


Figure 2-14 SRAM Write Cycle

SERIAL AUDIO INTERFACE (SAI) TIMING

$$C_L = 50\text{pF} + 2 \text{ TTL Loads}$$

Table 2-11 Serial Audio Interface (SAI) Timing

No.	Characteristics	Mode	Expression	40 MHz		Unit
				Min	Max	
111	Minimum Serial Clock Cycle = T_{SAICC} (min)	master	$4 \times T_C$	100	—	ns
		slave	$3 \times T_C + 5$	80	—	ns
112	Serial Clock High Period	master	$0.5 \times T_{SAICC} - 8$	42	—	ns
		slave	$0.35 \times T_{SAICC}$	28	—	ns
113	Serial Clock Low Period	master	$0.5 \times T_{SAICC} - 8$	42	—	ns
		slave	$0.35 \times T_{SAICC}$	28	—	ns
114	Serial Clock Rise/Fall Time	master	8	—	8	ns
		slave	$0.15 \times T_{SAICC}$	—	12	ns
115	Data In Valid to SCKR edge (Data In Set-up Time)	master	26	26	—	ns
		slave	4	4	—	ns
116	SCKR Edge to Data In Not Valid (Data In Hold Time)	master	0	0	—	ns
		slave	14	14	—	ns
117	SCKR Edge to Word Select Out Valid (WSR Out Delay Time)	master	20	—	20	ns
118	Word Select In Valid to SCKR Edge (WSR In Set-up Time)	slave	12	12	—	ns
119	SCKR Edge to Word Select In Not Valid (WSR In Hold Time)	slave	12	12	—	ns
121	SCKT Edge to Data Out Valid (Data Out Delay Time)	master	13	—	13	ns
		slave ¹	40	—	40	ns
		slave ²	$T_H + 34$	—	48	ns
122	SCKT Edge to Word Select Out Valid (WST Out Delay Time)	master	19	—	19	ns
123	Word Select In Valid to SCKT Edge (WST In Set-up Time)	slave	7	7	—	ns
124	SCKT Edge to Word Select In Not Valid (WST In Hold Time)	slave	12	12	—	ns
Notes: 1. When the Frequency Ratio between Parallel and Serial clocks is 1:4 or greater 2. When the Frequency Ratio between Parallel and Serial clocks is 1:3 – 1:4						



AA0269

Figure 2-15 SAI Receiver Timing




Figure 2-16 SAI Transmitter Timing

SERIAL HOST INTERFACE (SHI) SPI PROTOCOL TIMING

$$C_L = 50 \text{ pF}; V_{IHS} = 0.7 \times V_{CC}, V_{ILS} = 0.3 \times V_{CC}$$

Table 2-12 Serial Host Interface (SHI) SPI Protocol Timing


No.	Characteristics	Mode	Filter Mode	Expression	40 MHz		Unit
					Min	Max	
—	Tolerable Spike Width on Clock or Data In		bypassed narrow wide		— — —	0 20 100	ns ns ns
141	Minimum Serial Clock Cycle = $T_{SPICC}(\text{min})$ For frequency below 33 MHz ¹ For frequency above 33 MHz ¹ CPHA = 0, CPHA = 1 ² CPHA = 1	master slave slave	bypassed bypassed narrow wide bypassed narrow wide bypassed narrow wide	$4 \times T_C$ $6 \times T_C$ 1000 2000 $3 \times T_C$ $3 \times T_C + 25$ $3 \times T_C + 85$ $3 \times T_C + 79$ $3 \times T_C + 431$ $3 \times T_C + 1022$	— 150 1000 2000 75 100 160 154 506 1097	— — — — — — — — — —	ns ns ns ns ns ns ns ns ns ns
142	Serial Clock High Period CPHA = 0, CPHA = 1 ² CPHA = 1	master slave slave	bypassed narrow wide bypassed narrow wide	$0.5 \times T_{SPICC} - 10$ $T_C + 8$ $T_C + 31$ $T_C + 43$ $T_C + T_H + 40$ $T_C + T_H + 216$ $T_C + T_H + 511$	65 33 56 68 78 254 550	— — — — — — —	ns ns ns ns ns ns ns
143	Serial Clock Low Period CPHA = 0, CPHA = 1 ² CPHA = 1	master slave slave	bypassed narrow wide bypassed narrow wide	$0.5 \times T_{SPICC} - 10$ $T_C + 8$ $T_C + 31$ $T_C + 43$ $T_C + T_H + 40$ $T_C + T_H + 216$ $T_C + T_H + 511$	65 33 56 68 78 254 550	— — — — — — —	ns ns ns ns ns ns ns
144	Serial Clock Rise/Fall Time	master slave		10 2000	— —	10 2000	ns ns
146	\overline{SS} Assertion to First SCK Edge CPHA = 0 CPHA = 1	slave slave	bypassed narrow wide bypassed narrow wide	$T_C + T_H + 35$ $T_C + T_H + 35$ $T_C + T_H + 35$ 6 0 0	74 74 74 6 0 0	— — — — — —	ns ns ns ns ns ns

Table 2-12 Serial Host Interface (SHI) SPI Protocol Timing (Continued)

No.	Characteristics	Mode	Filter Mode	Expression	40 MHz		Unit
					Min	Max	
147	Last SCK Edge to \overline{SS} Not Asserted CPHA = 0	slave	bypassed	$T_C + 6$	31	—	ns
			narrow	$T_C + 70$	95	—	ns
			wide	$T_C + 197$	222	—	ns
		slave	bypassed	2	2	—	ns
			narrow	66	66	—	ns
			wide	193	193	—	ns
148	Data In Valid to SCK Edge (Data In Set-up Time)	master	bypassed	0	0	—	ns
			narrow	$\text{MAX} \{(37 - T_C), 0\}$	12	—	ns
			wide	$\text{MAX} \{(52 - T_C), 0\}$	27	—	ns
		slave	bypassed	0	0	—	ns
			narrow	$\text{MAX} \{(38 - T_C), 0\}$	13	—	ns
			wide	$\text{MAX} \{(53 - T_C), 0\}$	28	—	ns
149	SCK Edge to Data In Not Valid (Data In Hold Time)	master	bypassed	$2 \times T_C + 17$	67	—	ns
			narrow	$2 \times T_C + 18$	68	—	ns
			wide	$2 \times T_C + 28$	78	—	ns
		slave	bypassed	$2 \times T_C + 17$	67	—	ns
			narrow	$2 \times T_C + 18$	68	—	ns
			wide	$2 \times T_C + 28$	78	—	ns
150	\overline{SS} Assertion to Data Out Active	slave		4	4	—	ns
151	\overline{SS} Deassertion to Data high impedance ⁴	slave		24	—	24	ns
152	SCK Edge to Data Out Valid (Data Out Delay Time) CPHA = 0, CPHA = 1 ² CPHA = 1	master	bypassed	41	—	41	ns
			narrow	214	—	214	ns
			wide	504	—	504	ns
		slave	bypassed	41	—	41	ns
			narrow	214	—	214	ns
			wide	504	—	504	ns
		slave	bypassed	$T_C + T_H + 40$	—	78	ns
			narrow	$T_C + T_H + 216$	—	254	ns
			wide	$T_C + T_H + 511$	—	561	ns
153	SCK Edge to Data Out Not Valid (Data Out Hold Time)	master	bypassed	0	0	—	ns
			narrow	57	57	—	ns
			wide	163	163	—	ns
		slave	bypassed	0	0	—	ns
			narrow	57	57	—	ns
			wide	163	163	—	ns
154	\overline{SS} Assertion to Data Out Valid CPHA = 0	slave		$T_C + T_H + 35$	—	74	ns
157	First SCK Sampling Edge to \overline{HREQ} Output Deassertion	slave	bypassed	$3 \times T_C + T_H + 32$	—	120	ns
			narrow	$3 \times T_C + T_H + 209$	—	297	ns
			wide	$3 \times T_C + T_H + 507$	—	596	ns

Table 2-12 Serial Host Interface (SHI) SPI Protocol Timing (Continued)


No.	Characteristics	Mode	Filter Mode	Expression	40 MHz		Unit
					Min	Max	
158	Last SCK Sampling Edge to $\overline{\text{HREQ}}$ Output Not Deasserted CPHA = 1	slave	bypassed	$2 \times T_C + T_H + 6$	68	—	ns
				$2 \times T_C + T_H + 63$	125	—	ns
				$2 \times T_C + T_H + 169$	231	—	ns
159	$\overline{\text{SS}}$ Deassertation to $\overline{\text{HREQ}}$ Output Not Deasserted CPHA = 0	slave		$2 \times T_C + T_H + 7$	69		ns
160	$\overline{\text{SS}}$ Deassertation Pulse Width CPHA = 0	slave		$T_C + 4$	29	—	ns
161	$\overline{\text{HREQ}}$ In Assertion to First SCK Edge	master		$0.5 \times T_{\text{SPICC}} + 2 \times T_C + 6$	131	—	ns
162	$\overline{\text{HREQ}}$ In Deassertation to Last SCK Sampling Edge ($\overline{\text{HREQ}}$ In Set-up Time) CPHA = 1	master		0	0	—	ns
163	First SCK Edge to $\overline{\text{HREQ}}$ In Not Asserted ($\overline{\text{HREQ}}$ In Hold Time)	master		0	0	—	ns
Notes: 1. For an Internal Clock frequency below 33 MHz, the minimum permissible Internal Clock to Serial Clock frequency ratio is 4:1. For an Internal Clock frequency above 33 MHz, the minimum permissible Internal Clock to Serial Clock frequency ratio is 6:1. 2. In CPHA = 1 mode, the SPI slave supports data transfers at $T_{\text{SPICC}} = 3 \times T_C$, if the user assures that the HTX is written at least T_C ns before the first edge of SCK of each word. In CPHA = 1 mode, the SPI slave supports data transfers at $T_{\text{SPICC}} = 3 \times T_C$, if the user assures that the HTX is written at least T_C ns before the first edge of SCK of each word. 3. When CPHA = 1, the $\overline{\text{SS}}$ line may remain active low between successive transfers. 4. Periodically sampled, not 100% tested 5. Refer to the <i>DSP56007 User's Manual</i> for a detailed description of how to use the different filtering modes.							



AA0271


Figure 2-17 SPI Master Timing (CPHA = 0)

Serial Host Interface (SHI) SPI Protocol Timing




AA0272

Figure 2-18 SPI Master Timing (CPHA = 1)



AA0273

Figure 2-19 SPI Slave Timing ($CPHA = 0$)



AA0274

Figure 2-20 SPI Slave Timing (CPHA = 1)

SERIAL HOST INTERFACE (SHI) I²C PROTOCOL TIMING

$$\begin{aligned} V_{IHS} &= 0.7 \times V_{CC}, V_{ILS} = 0.3 \times V_{CC} \\ V_{OHS} &= 0.8 \times V_{CC}, V_{OLS} = 0.2 \times V_{CC} \\ R_p (\text{min}) &= 1.5 \text{ k}\Omega \end{aligned}$$

Table 2-13 SHI I²C Protocol Timing

Standard I ² C (C _L = 400 pF, R _p = 2 kΩ, 100 kHz)					
No.	Characteristics	Symbol	40 MHz		Unit
			Min	Max	
—	Tolerable Spike Width on SCL or SDA				
	Filters Bypassed		—	0	ns
	Narrow Filters Enabled		—	20	ns
	Wide Filters Enabled		—	100	ns
171	Minimum SCL Serial Clock Cycle	T _{SCL}	10.0	—	μs
172	Bus Free Time	T _{BUF}	4.7	—	μs
173	Start Condition Set-up Time	T _{SU;STA}	4.7	—	μs
174	Start Condition Hold Time	T _{HD;STA}	4.0	—	μs
175	SCL Low Period	T _{LOW}	4.7	—	μs
176	SCL High Period	T _{HIGH}	4.0	—	μs
177	SCL and SDA Rise Time	T _R	—	1.0	μs
178	SCL and SDA Fall Time	T _F	—	0.3	μs
179	Data Set-up Time	T _{SU;DAT}	250	—	ns
180	Data Hold Time	T _{HD;DAT}	0.0	—	ns
182	SCL Low to Data Out Valid	T _{VD;DAT}	—	3.4	μs
183	Stop Condition Set-up Time	T _{SU;STO}	4.0	—	μs
Note: Refer to the <i>DSP56007 User's Manual</i> for a detailed description of how to use the different filtering modes.					

The Programmed Serial Clock Cycle, $T_{I^2C_{CCP}}$, is specified by the value of the HDM5–HDM0 and HRS bits of the HCKR (SHI Clock control Register).

The expression for $T_{I^2C_{CCP}}$ is:

$$t_{I^2C_{CCP}} = [T_C \times 2 \times (HDM[5:0] + 1) \times (7 \times (1 - HRS) + 1)]$$

where

- HRS is the Prescaler Rate Select bit. When HRS is cleared, the fixed divide-by-eight prescaler is operational. When HRS is set, the prescaler is bypassed.
- HDM5–HDM0 are the Divider Modulus Select bits.
- A divide ratio from 1 to 64 (HDM5–HDM0 = 0 to \$3F) may be selected.

In I²C mode, you may select a value for the Programmed Serial Clock Cycle from

$$\begin{array}{ll} 6 \times T_C & (\text{HDM5–HDM0} = 2, \text{HRS} = 1) \quad \text{to} \\ 1024 \times T_C & (\text{HDM5–HDM0} = \$3F, \text{HRS} = 0). \end{array}$$

The DSP56L007 provides an improved I²C bus protocol. In addition to supporting the 100 kHz I²C bus protocol, the SHI in I²C mode supports data transfers at up to 1000 kHz. The actual maximum frequency is limited by the bus capacitances (C_L), the pull-up resistors (R_P), (which affect the rise and fall time of SDA and SCL, (see table below)), and by the input filters.

Consideration for programming the SHI Clock Control Register (HCKR)—Clock Divide Ratio: the master must generate a bus free time greater than T_{172} slave when operating with a DSP56L007 SHI I²C slave.

Table 2-14 describes an example.

Table 2-14 Considerations for Programming the SHI Clock control Register (HCKR)

Conditions to be Considered						Resulting Limitations		
Bus Load	Master Operating Freq.	Slave Operating Freq.	Master Filter Mode	Slave Filter Mode	T172 Slave	Min. Permissible $T_{I^2C_{CCP}}$	T172 Master	Maximum I ² C Serial Frequency
$C_L = 50 \text{ pF}$, $R_P = 2 \text{ k}\Omega$	40 MHz	40 MHz	Bypassed	Narrow	61 ns	$28 \times T_C$	70 ns	922 kHz
					85 ns	$30 \times T_C$	95 ns	765 kHz
					120 ns	$34 \times T_C$	120 ns	607 kHz

Example: for $C_L = 50$ pF, $R_P = 2$ k Ω , $f = 40$ MHz, Bypassed Filter mode: The master, when operating with a DSP56L007 SHI I²C slave with an 40 MHz operating frequency, must generate a bus free time greater than 61 ns (T172 slave). Thus, the minimum permissible $T_{I^2C_{CCP}}$ is $28 \times T_C$ which gives a bus free time of at least 70 ns (T172 master). This implies a maximum I²C serial frequency of 922 kHz.

In general, bus performance may be calculated from the C_L and R_P of the bus, the Input Filter modes and operating frequencies of the master and the slave. **Table 2-15** contains the expressions required to calculate all relevant performance timing for a given C_L and R_P .

Table 2-15 SHI Improved I²C Protocol Timing


Improved I ² C ($C_L = 50$ pF, $R_P = 2$ k Ω)								
No.	Char.	Sym.	Mode	Filter Mode	Expression	40 MHz ²		Unit
						Min	Max	
—	Tolerable Spike Width on SCL or SDA			bypassed	0	—	0	ns
				narrow	20	—	20	ns
				wide	100	—	100	ns
171	SCL Serial Clock Cycle	T_{SCL}	master	bypassed	$T_{I^2C_{CCP}} + 3 \times T_C + 72 + T_r$	1085	—	ns
				narrow	$T_{I^2C_{CCP}} + 3 \times T_C + 245 + T_r$	1308	—	ns
				wide	$T_{I^2C_{CCP}} + 3 \times T_C + 535 + T_r$	1648	—	ns
			slave	bypassed	$4 \times T_C + T_H + 172 + T_r$	525	—	ns
				narrow	$4 \times T_C + T_H + 366 + T_r$	717	—	ns
				wide	$4 \times T_C + T_H + 648 + T_r$	1000	—	ns
172	Bus Free Time	T_{BUF}	master	bypassed	$0.5 \times T_{I^2C_{CCP}} - 42 - T_r$	70	—	ns
				narrow	$0.5 \times T_{I^2C_{CCP}} - 42 - T_r$	95	—	ns
				wide	$0.5 \times T_{I^2C_{CCP}} - 42 - T_r$	120	—	ns
			slave	bypassed	$2 \times T_C + 11$	61	—	ns
				narrow	$2 \times T_C + 35$	85	—	ns
				wide	$2 \times T_C + 70$	120	—	ns
173	Start Condition Set-up Time	$T_{SU;STA}$	slave	bypassed	12	12	—	ns
				narrow	50	50	—	ns
				wide	150	150	—	ns
174	Start Condition Hold Time	$T_{HD;STA}$	master	bypassed	$0.5 \times T_{I^2C_{CCP}} + 12 - T_f$	342	—	ns
				narrow	$0.5 \times T_{I^2C_{CCP}} + 12 - T_f$	367	—	ns
				wide	$0.5 \times T_{I^2C_{CCP}} + 12 - T_f$	392	—	ns
			slave	bypassed	$2 \times T_C + T_H + 21$	84	—	ns
				narrow	$2 \times T_C + T_H + 100$	162	—	ns
				wide	$2 \times T_C + T_H + 200$	262	—	ns

Table 2-15 SHI Improved I²C Protocol Timing (Continued)

Improved I ² C (C _L = 50 pF, R _P = 2 kΩ)								
No.	Char.	Sym.	Mode	Filter Mode	Expression	40 MHz ²		Unit
						Min	Max	
175	SCL Low Period	T _{LOW}	master	bypassed	$0.5 \times T_{FCCP} + 18 - T_f$	348	—	ns
				narrow	$0.5 \times T_{FCCP} + 18 - T_f$	373	—	ns
				wide	$0.5 \times T_{FCCP} + 18 - T_f$	398	—	ns
			slave	bypassed	$2 \times T_C + 74 + T_r$	362	—	ns
				narrow	$2 \times T_C + 286 + T_r$	574	—	ns
				wide	$2 \times T_C + 586 + T_r$	874	—	ns
176	SCL High Period	T _{HIGH}	master	bypassed	$0.5 \times T_{FCCP} + 2 \times T_C + 19$	419	—	ns
				narrow	$0.5 \times T_{FCCP} + 2 \times T_C + 144$	569	—	ns
				wide	$0.5 \times T_{FCCP} + 2 \times T_C + 356$	806	—	ns
			slave	bypassed	$2 \times T_C + T_H - 1$	61	—	ns
				narrow	$2 \times T_C + T_H + 18$	81	—	ns
				wide	$2 \times T_C + T_H + 30$	93	—	ns
177	SCL Rise Time Output ¹ Input	T _r			$1.7 \times R_P \times (C_L + 20)$ 2000	—	238	ns
						—	2000	ns
178	SCL Fall Time Output ¹ Input	T _f			$20 + 0.1 \times (C_L - 50)$ 2000	—	20	ns
						—	2000	ns
179	Data Set-up Time	T _{SU;DAT}		bypassed	T _C + 8	33	—	ns
				narrow	T _C + 60	85	—	ns
				wide	T _C + 74	99	—	ns
180	Data Hold Time	T _{HD;DAT}		bypassed	0	0	—	ns
				narrow	0	0	—	ns
				wide	0	0	—	ns
182	SCL Low to Data Out Valid	T _{VD;DAT}		bypassed	$2 \times T_C + 71 + T_r$	—	359	ns
				narrow	$2 \times T_C + 244 + T_r$	—	532	ns
				wide	$2 \times T_C + 535 + T_r$	—	823	ns
183	Stop Condition Set-up Time	T _{SU;STO}	master	bypassed	$0.5 \times T_{FCCP} + T_C + T_H + 11$	398	—	ns
				narrow	$0.5 \times T_{FCCP} + T_C + T_H + 69$	480	—	ns
				wide	$0.5 \times T_{FCCP} + T_C + T_H + 183$	620	—	ns
			slave	bypassed	11	11	—	ns
				narrow	50	50	—	ns
				wide	150	150	—	ns
184	HREQ In Deassertation to Last SCL Edge (HREQ In Set-up Time)		master	bypassed	0	0	—	ns
				narrow	0	0	—	ns
				wide	0	0	—	ns

Table 2-15 SHI Improved I²C Protocol Timing (Continued)

Improved I ² C (C _L = 50 pF, R _P = 2 kΩ)								
No.	Char.	Sym.	Mode	Filter Mode	Expression	40 MHz ²		Unit
						Min	Max	
186	First SCL Sampling Edge to HREQ Output Deassertion		slave	bypassed narrow wide	$3 \times T_C + T_H + 32$	—	120	ns
					$3 \times T_C + T_H + 209$	—	297	ns
					$3 \times T_C + T_H + 507$	—	596	ns
187	Last SCL Edge to HREQ Output Not Deasserted		slave	bypassed narrow wide	$2 \times T_C + T_H + 6$	68	—	ns
					$2 \times T_C + T_H + 63$	125	—	ns
					$2 \times T_C + T_H + 169$	231	—	ns
188	HREQ In Assertion to First SCL Edge		master	bypassed narrow wide	$T_{FCCP} + 2 \times T_C + 6$	756	—	ns
					$T_{FCCP} + 2 \times T_C + 6$	806	—	ns
					$T_{FCCP} + 2 \times T_C + 6$	906	—	ns
189	First SCL Edge to HREQ In Not Asserted (HREQ In Hold Time)		master		0	0	—	ns
Notes: 1. C _L is in pF, R _P is in kΩ, and result is in ns. 2. A T _{FCCP} of $28 \times T_C$ (the maximum permitted for the given bus load) was used for the calculations in the Bypassed Filter mode. A T _{FCCP} of $30 \times T_C$ (the maximum permitted for the given bus load) was used for the calculations in the Narrow Filter mode. A T _{FCCP} of $34 \times T_C$ (the maximum permitted for the given bus load) was used for the calculations in the Wide Filter mode. 3. Refer to the <i>DSP56007 User's Manual</i> for a detailed description of how to use the different filtering modes.								



AA0275


Figure 2-21 I²C Timing

GENERAL PURPOSE INPUT/OUTPUT (GPIO) TIMING

$$C_L = 50 \text{ pF} + 2 \text{ TTL Loads}$$

Table 2-16 GPIO Timing

No.	Characteristics	Expression	40MHz		Unit
			Min	Max	
201	EXTAL Edge to GPIO Out Valid (GPIO Out Delay Time)	26	—	26	ns
202	EXTAL Edge to GPIO Out Not Valid (GPIO Out Hold Time)	2	2	—	ns
203	GPIO In Valid to EXTAL Edge (GPIO In Set-up Time)	10	10	—	ns
204	EXTAL Edge to GPIO In Not Valid (GPIO In Hold Time)	6	6	—	ns



Note: Valid when the ratio between EXTAL frequency and internal clock frequency equals 1

AA0276

Figure 2-22 GPIO Timing

ON-CHIP EMULATION (OnCE™) TIMING


$$C_L = 50 \text{ pF} + 2 \text{ TTL Loads}$$

Table 2-17 OnCE Timing

No.	Characteristics	40 MHz		Unit
		Min	Max	
230	DSCK Low	40	—	ns
231	DSCK High	40	—	ns
232	DSCK Cycle Time	200	—	ns
233	$\overline{\text{DR}}$ Asserted to DSO ($\overline{\text{ACK}}$) Asserted	$5 T_C$	—	ns
234	DSCK High to DSO Valid	—	42	ns
235	DSCK High to DSO Invalid	3	—	ns
236	DSI Valid to DSCK Low (Set-up)	15	—	ns
237	DSCK Low to DSI Invalid (Hold)	3	—	ns
238	Last DSCK Low to OS0–OS1, $\overline{\text{ACK}}$ Active	$3 T_C + T_L$	—	ns
239	DSO ($\overline{\text{ACK}}$) Asserted to First DSCK High	$2 T_C$	—	ns
240	DSO ($\overline{\text{ACK}}$) Assertion Width	$4 T_C + T_H - 3$	$5 T_C + 7$	ns
241	DSO ($\overline{\text{ACK}}$) Asserted to OS0–OS1 High Impedance ¹	—	0	ns
242	OS0–OS1 Valid to second EXTAL Transition	$T_C - 21$	—	ns
243	Second EXTAL Transition to OS0–OS1 Invalid	0	—	ns
244	Last DSCK Low of Read Register to First DSCK High of Next Command	$7 T_C + 10$	—	ns
245	Last DSCK Low to DSO Invalid (Hold)	3	—	ns
246	$\overline{\text{DR}}$ Assertion to second EXTAL Transition for Wake Up from Wait State	10	$T_C - 10$	ns
247	Second EXTAL Transition to DSO After Wake Up from Wait State	$17 T_C$	—	ns

Table 2-17 OnCE Timing (Continued)

No.	Characteristics	40 MHz		Unit
		Min	Max	
248	\overline{DR} Assertion Width <ul style="list-style-type: none"> to recover from Wait to recover from Wait and enter Debug mode 	15 13 $T_C + 15$	12 $T_C - 15$ —	ns ns
249	\overline{DR} Assertion to DSO (\overline{ACK}) Valid (Enter Debug mode) After Asynchronous Recovery from Wait State	17 T_C	—	ns
250A	\overline{DR} Assertion Width to Recover from Stop ² <ul style="list-style-type: none"> Stable External Clock, OMR Bit 6 = 0 Stable External Clock, OMR Bit 6 = 1 Stable External Clock, PCTL Bit 17 = 1 	15 15 15	65548 $T_C + T_L$ 20 $T_C + T_L$ 13 $T_C + T_L$	ns ns ns
250B	\overline{DR} Assertion Width to Recover from Stop and enter Debug mode ² <ul style="list-style-type: none"> Stable External Clock, OMR Bit 6 = 0 Stable External Clock, OMR Bit 6 = 1 Stable External Clock, PCTL Bit 17 = 1 	65549 $T_C + T_L$ 21 $T_C + T_L$ 14 $T_C + T_L$	— — —	ns ns ns
251	\overline{DR} Assertion to DSO (\overline{ACK}) Valid (Enter Debug mode) After Recovery from Stop State ² <ul style="list-style-type: none"> Stable External Clock, OMR Bit 6 = 0 Stable External Clock, OMR Bit 6 = 1 Stable External Clock, PCTL Bit 17 = 1 	65553 $T_C + T_L$ 25 $T_C + T_L$ 18 $T_C + T_L$	— — —	ns ns ns
Notes: 1. Maximum T_L 2. Periodically sampled, not 100% tested				



AA0277

Figure 2-23 DSP56L007 OnCE Serial Clock Timing




Figure 2-24 DSP56L007 OnCE Acknowledge Timing




Figure 2-25 DSP56L007 OnCE Data I/O to Status Timing




Figure 2-26 DSP56L007 OnCE Read Timing






Figure 2-27 DSP56L007 OnCE Data I/O Status Timing



- Notes: 1. High Impedance, external pull-down resistor
2. Valid when the ratio between EXTAL frequency and clock frequency equals 1


AA0282

Figure 2-28 DSP56L007 OnCE EXTAL to Status Timing




AA0283

Figure 2-29 DSP56L007 OnCE DSK Next Command After Read Register Timing




AA0284

Figure 2-30 Synchronous Recovery from Wait State



AA0285

Figure 2-31 Asynchronous Recovery from Wait State

**Figure 2-32** Asynchronous Recovery from Stop State

SECTION 3


PACKAGING

PIN-OUT AND PACKAGE INFORMATION

This section provides information about the available packages for this product, including diagrams of the package pinouts and tables describing how the signals described in **Section 1** are allocated. The DSP56L007 is available in an 80-pin Quad Flat Pack (QFP) package.

QFP Package Description


Top and bottom views of the QFP package are shown in **Figure 3-1** and **Figure 3-2** with their pin-outs.



Note: An OVERBAR indicates the signal is asserted when the voltage = ground (active low). To simplify locating the pins, each fifth pin is shaded in the illustration.

AA1139

Figure 3-1 Top View



Note: An $\overline{\text{OVERBAR}}$ indicates the signal is asserted when the voltage = ground (active low). To simplify locating the pins, each fifth pin is shaded in the illustration.

AA1140

Figure 3-2 Bottom View

Table 3-1 DSP56L007 Pin Identification by Pin Number

Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name
1	GND _A	28	V _{CCQ}	55	WSR
2	$\overline{\text{MCS0}}$	29	GND _Q	56	SDI1
3	MA15/ $\overline{\text{MCS3}}$	30	PINIT	57	SDI0
4	MA14	31	GND _P	58	DSO
5	MA13	32	PCAP	59	DSI/OS0
6	V _{CCA}	33	V _{CCP}	60	DSCK/OS1
7	MA12	34	GND _S	61	$\overline{\text{DR}}$
8	GND _A	35	MISO/SDA	62	MD7
9	V _{CCQ}	36	$\overline{\text{RESET}}$	63	MD6
10	GND _Q	37	MODA/ $\overline{\text{IRQA}}$	64	MD5
11	MA11	38	MODB/ $\overline{\text{IRQB}}$	65	MD4
12	MA10	39	MODC/ $\overline{\text{NMI}}$	66	GND _D
13	MA9	40	V _{CCS}	67	MD3
14	MA8	41	MOSI/HA0	68	MD2
15	GND _A	42	$\overline{\text{SS}}/\text{HA2}$	69	MD1
16	MA7	43	$\overline{\text{HREQ}}$	70	V _{CCD}
17	V _{CCA}	44	GND _S	71	MD0
18	MA6	45	SDO2	72	GND _D
19	MA5	46	SDO1	73	GPIO3
20	MA4	47	SDO0	74	GPIO2
21	GND _A	48	V _{CCS}	75	GPIO1
22	MA3	49	SCKT	76	GPIO0
23	MA2	50	WST	77	$\overline{\text{MRD}}$
24	MA1	51	SCKR	78	$\overline{\text{MWR}}$
25	MA0	52	GND _Q	79	MA17/ $\overline{\text{MCS1}}$ / $\overline{\text{MRAS}}$
26	SCK/SCL	53	V _{CCQ}	80	MA16/ $\overline{\text{MCS2}}$ / $\overline{\text{MCAS}}$
27	EXTAL	54	GND _S		

Table 3-2 DSP56L007 Pin Identification by Signal Name

Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #
\overline{DR}	61	MA5	19	\overline{MRD}	77
DSCK	60	MA6	18	\overline{MWR}	78
DSI	59	MA7	16	\overline{NMI}	39
DSO	58	MA8	14	OS0	59
EXTAL	27	MA9	13	OS1	60
GND _A	1	MA10	12	PCAP	32
GND _A	8	MA11	11	PINIT	30
GND _A	15	MA12	7	\overline{RESET}	36
GND _A	21	MA13	5	SCK	26
GND _D	66	MA14	4	SCKR	51
GND _D	72	MA15	3	SCKT	49
GND _P	31	MA16	80	SCL	26
GND _Q	10	MA17	79	SDA	35
GND _Q	29	\overline{MCAS}	80	SDI0	57
GND _Q	52	$\overline{MCS0}$	2	SDI1	56
GND _S	34	$\overline{MCS1}$	79	SDO0	47
GND _S	44	$\overline{MCS2}$	80	SDO1	46
GND _S	54	$\overline{MCS3}$	3	SDO2	45
GPIO0	76	MD0	71	\overline{SS}	42
GPIO1	75	MD1	69	V _{CCA}	6
GPIO2	74	MD2	68	V _{CCA}	17
GPIO3	73	MD3	67	V _{CCD}	70
HA0	41	MD4	65	V _{CCP}	33
HA2	42	MD5	64	V _{CCQ}	9
\overline{HREQ}	43	MD6	63	V _{CCQ}	28
\overline{IRQA}	37	MD7	62	V _{CCQ}	53
\overline{IRQB}	38	MISO	35	V _{CCS}	40
MA0	25	MODA	37	V _{CCS}	48
MA1	24	MODB	38	WSR	55
MA2	23	MODC	39	WST	50
MA3	22	MOSI	41		
MA4	20	\overline{MRAS}	79		

Table 3-3 DSP56L007 Power Supply Pins

Pin #	Signal Name	Circuit Supplied
6	V_{CCA}	Address Bus Buffers
17		
1	GND_A	
8		
15		
21		
70	V_{CCD}	Data Bus Buffers
66	GND_D	
72		
9	V_{CCQ}	Internal Logic
28		
53		
10	GND_Q	
29		
52		
33	V_{CCP}	PLL
31	GND_P	
40	V_{CCS}	Serial Ports
48		
34	GND_S	
44		
54		




Figure 3-3 80-pin Quad Flat Pack (QFP) Mechanical Information

ORDERING DRAWINGS

Complete mechanical information regarding DSP56L007 packaging is available by facsimile through Motorola's Mfax™ system. Call the following number to obtain information by facsimile:

(602) 244-6609

The Mfax automated system requests the following information:

- The receiving facsimile telephone number including area code or country code
- The caller's Personal Identification Number (PIN)

Note: For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.

- The type of information requested:
 - Instructions for using the system
 - A literature order form
 - Specific part technical information or data sheets
 - Other information described by the system messages

A total of three documents may be ordered per call.

The DSP56L007 80-pin QFP package mechanical drawing is referenced as 841B-01.



SECTION 4

DESIGN CONSIDERATIONS

THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature, T_J , in °C can be obtained from the equation:

Equation 1: $T_J = T_A + (P_D \times R_{\theta JA})$

Where:

- T_A = ambient temperature °C
- $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W
- P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

Equation 2: $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

Where:

- $R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W
- $R_{\theta JC}$ = package junction-to-case thermal resistance °C/W
- $R_{\theta CA}$ = package case-to-ambient thermal resistance °C/W

$R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages:

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation $(T_J - T_T)/P_D$.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, Thermal Characterization Parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

ELECTRICAL DESIGN CONSIDERATIONS

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP, and from the board ground to each GND pin.
- Use at least four 0.01–0.1 μF bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 in per capacitor lead.
- Use at least a four-layer Printed Circuit Board (PCB) with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the $\overline{\text{IRQA}}$, $\overline{\text{IRQB}}$, and $\overline{\text{NMI}}$ pins. Maximum Printed Circuit Board (PCB) trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except as noted in **Section 1**.
- Take special care to minimize noise levels on the V_{CCP} and GND_P pins.
- If multiple DSP56L007 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.

POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the formula:

Equation 3: $I = C \times V \times f$

where: C = node/pin capacitance in farads
 V = voltage swing
 f = frequency of node/pin toggle in hertz

Example 4-1 Current Consumption

For an I/O pin loaded with 50 pF capacitance, operating at 3.6 V, and with a 40 MHz clock, toggling at its maximum possible rate (10 MHz), the current consumption is:

Equation 4: $I = 50 \times 10^{-12} \times 3.6 \times 10 \times 10^6 = 1.8\text{mA}$

The Maximum Internal Current ($I_{CCI\text{max}}$) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The Typical Internal Current ($I_{CCI\text{typ}}$) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption:

- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.
- Disable unused pin activity.

Current consumption test code:

```

org      p:RESET
        jmp      MAIN
        org      p:MAIN
        movep    #$180000,x:$FFFD
        move     #0,r0
        move     #0,r4
        move     #$00FF,m0
        move     #$00FF,m4
        nop
        rep      #256
        move     r0,x:(r0)+
        rep      #256
        mov      r4,y:(r4)+
        clr      a
        move     l:(r0)+,a
        rep      #30
        mac      x0,y0,a      x:(r0)+,x0      y:(r4)+,y0
        move     a,p:(r5)
        jmp      TP1
TP1      nop
        jmp      MAIN

```

POWER-UP CONSIDERATIONS

To power-up the device properly, ensure that the following conditions are met:

- Stable power is applied to the device according to the specifications in **Table 2-3** (DC Electrical Characteristics).
- The external clock oscillator is active and stable.
- $\overline{\text{RESET}}$ is asserted according to the specifications in **Table 2-7** (Reset, Stop, Mode Select, and Interrupt Timing).
- The following input pins are driven to valid voltage levels: $\overline{\text{DR}}$, PINIT, MODA, MODB, and MODC.

Care should be taken to ensure that the maximum ratings for all input voltages obey the restrictions on **Table 2-1** (Maximum Ratings), at all phases of the power-up procedure. This may be achieved by powering the external clock, hardware reset, and mode selection circuits from the same power supply that is connected to the power supply pins of the chip.

At the beginning of the hardware reset procedure, the device might consume significantly more current than the specified typical supply current. This is because of contentions among the internal nodes being affected by the hardware reset signal until they reach their final hardware Reset state.



SECTION 5

ORDERING INFORMATION

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.


Table 5-1 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSPB56L007	3.3 V	Quad Flat Pack (QFP)	80	40	DSPB56L007FJ40
Note: The DSPB56L007 includes a generic factory-programmed ROM and may be used for RAM-based applications. For additional information on future part development, or to request specific ROM-based support, call your local Motorola Semiconductor sales office or authorized distributor.					



OnCE, Symphony, and Mfax are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/Europe/Locations Not Listed:

Motorola Literature Distribution
P.O. Box 5405
Denver, Colorado 80217
303-675-2140
1 (800) 441-2447

Asia/Pacific:

Motorola Semiconductors H.K. Ltd.
8B Tai Ping Industrial Park
51 Ting Kok Road
Tai Po, N.T., Hong Kong
852-26629298

Japan:

Nippon Motorola Ltd.
SPD, Strategic Planning Office
4-32-1, Nishi-Gotanda
Shinagawa-ku, Tokyo 141, Japan
81-3-5487-8488

Mfax™:

RMFAX0@email.sps.mot.com
TOUCHTONE (602) 244-6609
US & Canada ONLY (800) 774-1848

Technical Resource Center:

1 (800) 521-6274

DSP Helpline

dsphelp@dsp.sps.mot.com

Internet:

<http://www.motorola-dsp.com>



MOTOROLA