# **DSP96002ADM**

# **User's Manual**

Motorola, Incorporated Semiconductor Products Sector Wireless Division 6501 William Cannon Drive West Austin, TX 78735-8598

### Introduction

This document supports the DSP96002 Application Development Module (DSP96002ADM), including a description of its basic structure and operation, the equipment required to use it, the specifications of the key components, schematic diagrams, and a parts list. Section 1 is a Quick Start Guide. Section 2 provides detailed information about key components in the evaluation module. Appendix A has detailed schematics. Appendix B lists the Bill Of Materials (BOM) for the board. Detailed information is provided in the additional documents supplied with this kit.

OnCE and Mfax are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages, "typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

#### USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 303-675-2140 1 (800) 441-2447

#### Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609

#### Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

#### **Technical Resource Center:**

1 (800) 521-6274

#### **DSP Helpline**

dsphelp@dsp.sps.mot.com

#### Japan:

Nippon Motorola Ltd. Tatsumi-SPD-JLDC 6F Seibu-Butsuryu-Center 3-14-2 Tatsumi Koto-Ku Tokyo 135, Japan 81-3-3521-8315

#### Internet:

http://www.motorola-dsp.com



# **TABLE OF CONTENTS**

SECTIO	ON 1 QUICK START GUIDE	1-1
1.1	OVERVIEW	1-3
1.2	EQUIPMENT	1-3
1.2.1	What You Get with the DSP96002ADM	1-3
1.2.2	What You Need to Supply	1-4
1.3	INSTALLATION PROCEDURE	1-4
1.3.1	Preparing the DSP96002ADM	1-5
1.3.2	Connecting the DSP96002ADM to the PC and Power	1-8
1.4	USING THE DSP96002ADM	1-8
SECTIO	ON 2 DSP96002ADM TECHNICAL SUMMARY	2-1
2.1	DSP96002ADM DESCRIPTION AND FEATURES	
2.2	DSP96002 DESCRIPTION	
2.3	EXTERNAL/INTERNAL RESET INPUT	2-5
2.4	CONFIGURING THE DSP96002ADM	
2.4.1	Operating Mode Selection	
2.4.2	External IRQA/IRQB/IRQC Input Path	2-9
2.4.3	DSP96002 Port A/B User EPROM Decoders 2	-10
2.4.4	DSP96002 Port A/B User SRAM Decoder/Partitions 2	
2.4.5	Clock Input Selection	
2.4.6	Transfer Acknowledge ( $\overline{TA}$ ) Pullup/Pulldown Option2	
2.4.7	Bus Grant (BG) Pullup/Pulldown Option 2	
2.5	DSP96002 ADM CONNECTOR DESCRIPTIONS	-14
APPEN	DIX A DSP96002ADM SCHEMATICS	<b>A-1</b>
	DIX B DSP96002ADM BILL OF MATERIALS	B-1
B.1	DSP96002ADM—ELECTRICAL PARTS LIST	
-	REV. 1.810/20/93	B-3
B.2	DSP96002ADM—HARDWARE PARTS LIST	_
	REV. 1.810/20/93	B-4

# LIST OF FIGURES

Figure 1-1	DSP96002ADM Key Component Layout	1-6
Figure 1-2	Application Development	1-8
Figure 2-1	DSP96002ADM Functional Block Diagram	2-4
Figure 2-2	DSP96002ADM Key Component Layout	2-6

# **LIST OF TABLES**

Table 1-1	DSP96002ADM Default Jumper Options 1-7
Table 2-1	DSP96002ADM Jumper Functions
Table 2-2	Operating Mode Selection2-8
Table 2-3	External IRQA/IRQB/IRQC Input Path2-9
Table 2-4	Port A/B User EPROM Decoder
Table 2-5	Port A/B User EPROM Selection
Table 2-6	Port A/B User SRAM Decoder
Table 2-7	Port A/B User SRAM Selection
Table 2-8	Clock Input Selection2-13
Table 2-9	DSP96002 ADM P1/J3 Port A Connector
Table 2-10	DSP96002 ADM P2/J4 Port B Connector

# SECTION 1 QUICK START GUIDE

1.1	OVERVIEW	3
1.2	EQUIPMENT	3
1.2.1	What You Get with the DSP96002ADM	3
1.2.2	What You Need to Supply1-	4
1.3	INSTALLATION PROCEDURE	4
1.3.1	Preparing the DSP96002ADM1-	5
1.3.2	Connecting the DSP96002ADM to the PC and Power 1-	8
1.4	USING THE DSP96002ADM1-	8

## 1.1 OVERVIEW

The Motorola Application Development System is a tool used to design and test complex software applications and hardware products using a specific Motorola DSP chip. The related Application Development Modules (ADMs) contain the DSP chip and related hardware used for bench development and test. Detailed information about the content and use of the Application Development System is provided in the Application Development System User's Manual (order # DSPADSUM/AD). This manual provides specific information about the DSP96002 Application Development Module (DSP96002ADM). This section provides a summary description of the DSP96002ADM, additional requirements, and quick installation information. Detailed information about the DSP96002ADM design and operation is provided in the remaining sections of this manual.

#### 1.2 EQUIPMENT

The following section gives a brief summary of the equipment required to use the DSP96002 Application Development Module (DSP96002ADM), some of which will be supplied with the module, and some of which must be supplied by the user.

# 1.2.1 What You Get with the DSP96002ADM

The following materials are provided with the DSP96002ADM:

- DSP96002 Application Development Module board
- DSP96002ADM Product Information
- DSP96002ADM User's Manual (this document)
- Motorola Digital Signal Processor Registration Form

#### **Installation Procedure**

# 1.2.2 What You Need to Supply

- Motorola Application Development System with appropriate host interface card
- Host Computer system:
  - PC-compatible computer (386 class or higher) running PC-DOS or MS-DOS version 5.0 or later with 8 Mbytes RAM, one open 16-bit ISA expansion slot, free I/O addresses (\$100-\$102, \$200-202, or \$300-\$303), CD-ROM drive, hard drive with 4 Mbyte of free disk space, and a mouse
  - Sun Microsystems Sun 4 Workstation running Sun Operating System Release
     4.1.1 or later (or Solaris Release 2.5 or later), one open SBus expansion slot,
     CD-ROM drive, and a mouse
  - Hewlett Packard HP7xx Workstation running HPUX Version 9.x (Version 10.x is not supported), one open EISA expansion slot, CD-ROM drive, and a mouse.

## 1.3 INSTALLATION PROCEDURE

Installation requires the following steps:

- 1. Using information provided in the Motorola Application Development System User's Manual, install the Motorola Application Development System in the host computer.
- 2. Prepare the DSP96002ADM board
- 3. Connect the board to the external Command Converter card

# 1.3.1 Preparing the DSP96002ADM

#### CAUTION

Because all electronic components are sensitive to the effects of electrostatic discharge (ESD) damage, correct procedures should be used when handling all components in this kit and inside the supporting personal computer. Use the following procedures to minimize the likelihood of damage due to ESD:

- Always handle all static-sensitive components only in a protected area, preferably a lab with conductive (anti-static) flooring and bench surfaces.
- Always use grounded wrist straps when handling sensitive components.
- Never remove components from anti-static packaging until required for installation.
- Always transport sensitive components in anti-static packaging.

Locate the twenty-seven jumper blocks JG1–JG27 on the DSP96002ADM board, as shown in **Figure 1-1** on page 1-6. **Table 1-1** describes the default jumper and switch settings when shipped from the factory.

Read the technical summary in **Section 2** of this manual for additional information about the DSP96002ADM board and its components.

# **Installation Procedure**




Figure 1-1 DSP96002ADM Key Component Layout

 Table 1-1
 DSP96002ADM Default Jumper Options

Jumper Block	Place Jumpers between Pins	Comment			
JG1	1–2				
JG2	1–2	Exit reset in Mode 0			
JG3	1–2				
JG4	1–2	IRQA pass through reset logic			
JG5	1–2	IRQB pass through reset logic			
JG6	1–2	IRQC pass through reset logic			
JG7	1–2				
JG8	1–2				
JG9	1–2				
JG10	1–2				
JG11	1–2	2K words of EPROM			
JG12	1–2	2K Words of Errow			
JG13	1–2				
JG14	1–2				
JG15	11-12, 17-18, 19-20				
JG16	11-12, 17-18, 19-20				
JG17	1-3, 7-9, 15-17	Partition SRAM for 64K Program, 32 K X Data, 32 K Y Data			
JG18	1-2, 3-4, 5-6	SRAM decoded to appear in \$0-\$1FFFFFF address space			
JG19	None	EPROM located from \$FF000000-\$FFFFFFF			
JG20	1–2	Local ADM clock drives DSP			
JG21	2–3	TA signal always asserted			
JG22	2–3	1 A signal always asserted			
JG23	1-2, 3-4, 5-6	SRAM decoded to appear in \$0-\$1FFFFFF address space			
JG24	None	EPROM located from \$FF000000-\$FFFFFFF			
JG25	1-3, 7-9, 13-15	Partition SRAM for 64K Program, 32 K X Data, 32 K Y Data			
JG26	2–3	BG signal always asserted			
JG27	2–3	DG signal always asserted			
Note: Du	Note: Due to mechanical constraints, some jumper options may require wirewrapping.				

# 1.3.2 Connecting the DSP96002ADM to the PC and Power

**Figure 1-2** shows the interconnection diagram for connecting the PC and the external power supply to the DSP96002ADM board. Using the instructions in the Application Development System User's Manual, connect the Command Converter to the ADM board. Power for the ADM is supplied from the Command Converter module.




Figure 1-2 Application Development

# 1.4 USING THE DSP96002ADM

Once the ADM is installed, it becomes a part of the Application Development System. Use information in the Application Development System User's Manual to develop your application design, debug it, and test it.



# SECTION 2 DSP96002ADM TECHNICAL SUMMARY

2.1	DSP96002ADM DESCRIPTION AND FEATURES2-3
2.2	DSP96002 DESCRIPTION
2.3	EXTERNAL/INTERNAL RESET INPUT2-5
2.4	CONFIGURING THE DSP96002ADM2-6
2.4.1	Operating Mode Selection
2.4.2	External IRQA/IRQB/IRQC Input Path
2.4.3	DSP96002 Port A/B User EPROM Decoders
2.4.4	DSP96002 Port A/B User SRAM Decoder/Partitions 2-11
2.4.5	Clock Input Selection
2.4.6	Transfer Acknowledge (TA) Pullup/Pulldown Option 2-13
2.4.7	Bus Grant (BG) Pullup/Pulldown Option
2.5	DSP96002 ADM CONNECTOR DESCRIPTIONS2-14

## 2.1 DSP96002ADM DESCRIPTION AND FEATURES

The DSP96002ADM has various options to facilitate evaluation of the different features of the chip. These options are outlined in this chapter. **Figure 2-1** on page 2-4 shows a block diagram of the DSP96002ADM architecture. To achieve zero wait accesses memory decoding is minimal, therefore memory may overlap into other address blocks within a \$20000000 address space. There are a variety of jumper options for partitioning the memory so it appears in all three DSP memory maps. Sockets for SRAMs are available for increasing the memory size to a maximum of 256 K words on each port. EPROM sockets are also available for stand-alone operation. The EPROM is only accessible in Program memory space.

The OnCE port interface connects through a 14-pin ribbon cable to the ADS Command Converter. The command converter controls the DSP96002 in a target system. This interface uses a standard pinout that should be used when designing the target application hardware. It allows the user to evaluate the hardware and software of the application without a special emulator.

An overview description of the DSP96002ADM is also provided in the DSP96002ADM Product Information document (order number DSP96002ADMP/D) included with this kit. The main features of the DSP96002ADM include the following:

- DSP96002 32-bit Digital Signal Processor
- Full speed operation at 40 MHz
- 128 K words of configurable static RAM expandable to 512 K words.
- 2 K Words of EPROM with sockets expandable to 64 K words.
- Stand-alone operation of ADM after initial development.
- Full support of multiple data memory maps.
- Two sets of 96-pin connectors provide access to all DSP96002 pins.
- OnCE port connector that permits easy hookup to the Command Converter.

Note: Call your local Motorola sales office or distributor for additional information about the Motorola Application Development System (ADS) kit. The ADS kit includes two additional boards: a host interface card and an external universal command converter. The host interface card plugs in the host bus (on a PC-compatible or SUN system) inside the computer chassis. The external universal command converter card connects to the host card via a ribbon cable. The command converter card connects to the connector on the DSP96002ADM via another short ribbon cable. The ADS is only compatible with Motorola software tools.

# **DSP96002ADM Description and Features**




Figure 2-1 DSP96002ADM Functional Block Diagram

## 2.2 DSP96002 DESCRIPTION

A full description of the DSP96002, including functionality and user information is provided in the following documents included as a part of this kit (either as printed copies or on the documentation CD-ROM):

- DSP96002 Technical Data—Provides features list and specifications including signal descriptions, DC power requirements, AC timing requirements, and available packaging
- **DSP96002 User's Manual**—Provides a detailed description of the core processor including internal status and control registers and a detailed description of the family instruction set and detailed information about the on-chip components including the memory and I/O maps, peripheral functionality, and control and status register descriptions for each subsystem

Refer to these documents for detailed information about chip functionality and operation.

#### 2.3 EXTERNAL/INTERNAL RESET INPUT

The DSP96002 may be reset using one of the following:

- Using the ADM reset circuit,
- Invoking an external reset input signal using the open collector circuit tied to P2 connector P2-B30 pin or the J2 connector J2-9,
- Executing a **CFORCE R** command from the ADS96002 user interface program to generate a reset pulse on the J2 connector via the command convertor, or
- When operating in the stand-alone mode without a command convertor, generating a start pulse via S1 on the ADM board. When S1 is toggled, a start pulse is generated on U20 monostable multivibrator and operating mode selection is synchronized to the deassertion of the U20 output.

# 2.4 CONFIGURING THE DSP96002ADM

There are twenty-seven jumper options on the DSP96002ADM. **Figure 2-2** illustrates the physical locations of jumpers JG1 to JG27. **Table 2-1** on page 2-7 defines the different Jumper Group functions.




Figure 2-2 DSP96002ADM Key Component Layout

 Table 2-1
 DSP96002ADM Jumper Functions

Jumper Block	Function				
JG1					
JG2	Selects operating mode out of reset				
JG3					
JG4					
JG5	IRQ configuration				
JG6					
JG7					
JG8					
JG9					
JG10					
JG11	EPROM size configuration				
JG12					
JG13					
JG14					
JG15					
JG16					
JG17	SRAM partition configuration (with JG25)				
JG18	SRAM address space decoding configuration (with JG23)				
JG19	EPROM memory location configuration (with JG24)				
JG20	Clock selection				
JG21	TA signal configuration				
JG22	TA signal configuration				
JG23	SRAM address space decoding configuration (with JG18)				
JG24	EPROM memory location configuration (with JG19)				
JG25	SRAM partition configuration (with JG17)				
JG26	BG signal cofiguration				
JG27					
Note: Due to mechanical constraints, some jumper options may require wirewrapping.					

# 2.4.1 Operating Mode Selection

Jumpers JG1 to JG3 are used to select one of eight operating modes in which the DSP96002 exits reset. The ADM is factory configured for MODE 0. In MODE 0, the internal program memory occupies the lower portion of the program memory space. Addresses higher than the highest internal program memory location are directed to external program memory. The address of the hardware reset vector is \$FFFFFFE, located in the Port A external program memory space. Refer to the *DSP96002 User's Manual* for a complete description of the chip operating modes. The **Table 2-2** lists the jumper settings required to select each of the eight operating modes.

**Table 2-2** Operating Mode Selection

Mode	(MODA) JG3	(MODB) JG2	(MODC) JG1	Comment
0 (default)	1–2	1–2	1–2	PRAM on, reset(\$FFFFFFE) Port A
1	2–3	1–2	1–2	PRAM on, reset (\$FFFFFFE) Port B
2	1–2	2–3	1–2	PRAM off, reset (\$0000000) Port A
3	2–3	2-3	1–2	PRAM off, reset (\$00000000) Port B
4	1–2	1–2	2-3	Bootstrap byte wide Port A
5	2-3	1–2	2-3	Bootstrap byte wide Port B
6	1–2	2-3	2-3	Bootstrap Port A host interface
7	2–3	2–3	2-3	Bootstrap Port B host interface

**Note:** The ADM is factory configured to exit reset in Mode 0.

# 2.4.2 External IRQA/IRQB/IRQC Input Path

The paths for the external input signals MODA/ $\overline{IRQA}$ , MODB/ $\overline{IRQB}$ , and MODC/ $\overline{IRQC}$  are selected by JG4, JG5, and JG6, respectively. These jumpers allow the designer to use the multiplexed function of these inputs, or to select only the interrupt function of these external signals.

If JG4–JG6 have a jumper connecting pins 1–2, the external signals are ignored during reset. In this case, the DSP96002 uses the jumpers JG1–JG3 to determine the startup mode after reset. Once the mode is set, the external signals are enabled and interrupts received on these lines are accepted and processed. This has the advantage of assuring that the chip uses the appropriate startup mode by eliminating spurious interrupts and noise from these lines.

If JG4–JG6 have a jumper connecting pins 2–3, the external signals are connected directly to the  $MOD/\overline{IRQ}$  pins on the DSP96002 and the multiplexed  $MOD/\overline{IRQ}$  function is used and the setting of JG1–JG3 are ignored during reset.

**Table 2-3** gives the jumper options for the  $\overline{IRQA}/\overline{IRQB}/\overline{IRQC}$  input paths.

IRQx INPUT PATH JG4 (IRQA) JG5 (IRQB) JG6 (IRQC)

Reset Logic 1-2 1-2 1-2

**Table 2-3** External  $\overline{IRQA}/\overline{IRQB}/\overline{IRQC}$  Input Path

 Reset Logic
 1-2
 1-2
 1-2

 Directly to pin
 2-3
 2-3
 2-3

**Note:** The ADM is factory configured for external  $\overline{IRQA}$ ,  $\overline{IRQB}$ , and  $\overline{IRQC}$  inputs to be gated by the reset logic.

### 2.4.3 DSP96002 Port A/B User EPROM Decoders

Port A and B both contain sockets that accommodate EPROMs of various densities. Six types of EPROMs, ranging from 2 K  $\times$  8 to 64 K  $\times$  8, may be installed in the sockets. The lower density EPROMs come in 24-pin packages while the higher density EPROMs are available in 28-pin packages.

### **CAUTION**

Improper installation of EPROM chips may result in chip damage when power is applied. When using 24-pin chips, make sure that the chips are inserted into the center of the EPROM sockets leaving positions 1, 2, 27, and 28 empty.

Sockets must be configured to accommodate the specific package type and memory size. The four jumpers (JG11–JG14) on Port A and the four jumpers (JG7–JG10) on Port B connect  $V_{CC}$  to the appropriate power input pin for the package type. The EPROM PAL maps the EPROM to program memory space only, and jumpers JG19 and JG24 select the memory block to which each group of EPROMs is mapped. Jumpers JG15 and JG16 connect the appropriate address pins to the address pins for the installed EPROM device. **Table 2-4** and **Table 2-5** on page 2-11 show how the different device types may be configured.

**OPTION** JG19 / JG24 **EPROM MEMORY BLOCK** 1 1-2, 3-4, 5-6\$0000000-\$1FFFFFF 2 3-4, 5-6\$2000000-\$3FFFFFF 3 1-2, 5-6\$4000000-\$5FFFFFF 4 5-6\$8000000-\$9FFFFFF 5 1-2, 3-4\$A000000-\$BFFFFFF No jumpers \$FF000000-\$FFFFFFF 6 (default)

**Table 2-4** Port A/B User EPROM Decoder

Note:

The ADM is factory-configured to use 2 K words of EPROM at the top of the address map.

EPROM TYPE	JG7-10 / JG11-14	JG15/JG16
2 K×8	1–2	11-12, 17-18, 19-20
4 K×8	1–2	11-12, 15-16, 19-20
8 K×8	1–2	9–10, 13–14, 21–22
16 K×8	2–3	9–10, 13–14, 21–22
32 K×8	2–3	9–10, 13–14, 21–22
64 K×8	2–3	9–10, 13–14, 21–22

**Table 2-5** Port A/B User EPROM Selection

### 2.4.4 DSP96002 Port A/B User SRAM Decoder/Partitions

The DSP96001ADM includes sixteen 64 K  $\times$  4-bit high speed CMOS Static RAMs (MCM6209) that provide a working area for user programs and data with zero wait state access.

Note:

The SRAM sockets will also accept sixteen 256 K  $\times$  4-bit SRAM (MCM6228), which can be used to replace the 64 K  $\times$  4-bit SRAM chips if more memory is required.

Port A and Port B both have  $64~\mathrm{K} \times 32~\mathrm{words}$  of SRAM for user program development. The SRAMs may be moved to various blocks of memory and may be partitioned so that P, X and/or Y memory spaces have external memory. Since only the upper 8 bits of the address bus are input into the PAL, either the  $64~\mathrm{K} \times 4~\mathrm{or}~256~\mathrm{K} \times 4~\mathrm{device}$  will work with the DSP96002ADM. The SRAM decoder does not have bus arbitration signals as qualifiers; therefore, any processor that becomes the bus master may directly access the SRAMs. This is useful in shared memory configurations. The SRAM address lines are buffered to decrease the DSP96002 address bus loading.

There are two jumpers (JG17, JG18) for Port A and two jumpers (JG23, JG25) for Port B. Jumpers JG17 (Port A) and JG25 (Port B) are for memory block selection while jumpers JG18 (Port A) and JG23 (Port B) are for memory map partitioning of the SRAM for the three DSP96002 memory spaces. The following tables show the jumper options that will provide one of five address block selections and a few of the different memory map partitions possible for the SRAM. There are a variety of memory map partitions due to the minimal address decoding done in the PAL and the number of combinations achievable by programming the DSP96002 Port Select Register (PSR).

## **Configuring the DSP96002ADM**

Table 2-6 Port A/B User SRAM Decoder

OPTION	JG18 / JG23	SRAM MEMORY BLOCK
1	1-2, 3-4, 5-6	\$00000000-\$1FFFFFF
2	3-4, 5-6	\$20000000-\$3FFFFFF
3	1-2, 5-6	\$40000000-\$5FFFFFF
4	5-6	\$80000000-\$9FFFFFF
5	No jumpers	\$E0000000-\$FFFFFFF

Table 2-7 Port A/B User SRAM Selection

Program	X Data Y Data		Jumpers for 64	PSR			
Memory	Memory	Memory	JG17	JG25	Bit 0	Bit 8	Bit 16
64 K	32 K	32 K	1-3, 7-9, 15-17	1-3, 7-9, 13-15	0	1	1
32 K	64 K	32 K	1-3, 7-9, 15-17	1-3, 7-9, 13-15	1	1	0
32 K	32 K	64 K	1-3, 7-9, 14-16	1-3, 7-9, 13-15	1	0	1
64 K		64 K	1-3, 7-9, 13-15	1-3, 7-9, 13-15	0	1	0/1
	64 K	64 K	1-3, 7-9, 13-15	1-3, 7-9, 13-15	0/1	0	1
128 K			1-3, 7-9, 13-15	1-3, 7-9, 13-15	0	1	0/1

**Note:** 

The SRAMs Jumper Groups are factory configured for 64 K words of Program memory, 32 K words of X data memory, and 32 K words of Y data memory. The PSR is not preset; the user must write the correct values to PSR to enable this memory configuration.

# 2.4.5 Clock Input Selection

Using jumper JG20, the user can select either the ADM U21 clock output or an external clock input via P1 connector P1-C30 pin as the DSP96002 clock source. The ADM clock is buffered via U6-3 (74AS08 AND Gate), which provides a current source of –2 mA and a current sink of 20 mA. **Table 2-8** shows the clock input/output option selection.

CLOCK SOURCE	JG20	COMMENT		
ADM U6-3 (default)	1-2	Local ADM clock to DSP96002 only		
External on P1-C30	3-4	External clock into DSP96002		
ADM U6-3	1-2, 3-4	Local ADM clock to DSP96002 and connector		
Note: The ADM is factory equipped with a 40.0 MHz local clock oscillator.				

**Table 2-8** Clock Input Selection

# 2.4.6 Transfer Acknowledge (TA) Pullup/Pulldown Option

The transfer acknowledge signal on ports A and B must be asserted true low whenever an external access is made on that port. If no external circuits are provided to assert the transfer acknowledge signal, the DSP96002 bus will remain pending until the transfer acknowledge signal occurs. Jumper groups **JG21** and **JG22** provide an option to always assert the  $\overline{\text{TA}}$  signal so that the DSP96002 does not hang up. When a jumper is placed across pins 2-3 on **JG21** and **JG22**, the  $\overline{\text{TA}}$  input is always pulled down (asserted) through a resistor. If a jumper is placed on pins 1–2 of **JG21** and **JG22**, the  $\overline{\text{TA}}$  signal is pulled up (deasserted). **JG21** controls the Port B side, and **JG22** controls the Port A side.

Note: The ADM is factory configured for the  $\overline{TA}$  signal to be pulled down.

# 2.4.7 Bus Grant (BG) Pullup/Pulldown Option

The Bus Grant signal ( $\overline{BG}$ ) on ports A and B must be asserted (pulled low) whenever an external access is made on that port. If no external circuits are provided to assert the bus grant signal, the DSP96002 bus will remain pending until  $\overline{BG}$  is asserted. Jumper groups **JG26 and JG27** provide an option to keep the  $\overline{BG}$  signal asserted, so that the DSP96002 will not hang up. When pins 2–3 of **JG26 and JG27** are jumpered, the  $\overline{BG}$  input is always pulled down through a resistor. If pins 1–2 of **JG26 and JG27** are jumpered, the  $\overline{BG}$  signal is pulled up. **JG26** controls the Port A side and **JG27** controls the Port B side.

Note: The ADM is factory configured for the  $\overline{BG}$  signal to be pulled down.

# 2.5 DSP96002 ADM CONNECTOR DESCRIPTIONS

Table 2-9 DSP96002 ADM P1/J3 Port A Connector

PIN#	ROW A	ROW B	ROW C
1	aD00	aD25	aA10
2	aD01	aD26	aA09
3	aD02	aD27	aA08
4	aD03	aD28	aA07
5	aD04	aD29	aA06
6	aD05	aD30	aA05
7	aD06	aD31	aA04
8	aD07	aA31	aA03
9	GND	aA30	GND
10	aD08	aA29	aA02
11	GND	aA28	aA01
12	aD09	aA27	aA00
13	aD10	aA26	aHA
14	aD11	aA25	aHR
15	GND	aA24	a <del>HS</del>
16	aD12	aA23	aTA
17	GND	aA22	aBB
18	aD13	aA21	a <del>BG</del>
19	GND	aA20	aBR
20	aD14	GND	aBA
21	aD15	aA19	aBL
22	aD16	aA18	aTT
23	aD17	GND	aR/W
24	aD18	aA17	aS1
25	aD19	aA16	aS0
26	aD20	aA15	aBS
27	aD21	aA14	aTS
28	aD22	aA13	aĀĒ
29	aD23	aA12	aDE
30	aD24	aA11	CLK_I/O
31	(n/c)	(n/c)	(n/c)

Table 2-9 DSP96002 ADM P1/J3 Port A Connector (Continued)

PIN	#	ROW A	ROW B	ROW C
32		+5 V	+5 V	+5 V
Note: (n/c) means that the pin is not connected Both P1 and J3 are plugs.				

Table 2-10 DSP96002 ADM P2/J4 Port B Connector

PIN#	ROW A	ROW B	ROW C
1	bD00	+5 V	bA00
2	bD01	GND	bA01
3	bD02	bDE	bA02
4	bD03	bHS	bA03
5	bD04	bHA	bA04
6	bD05	$\overline{ m DR}$	bA05
7	bD06	DSI/OS0	bA06
8	bD07	DSCK/OS1	bA07
9	bD08	DSO	bA08
10	bD09	bHR	bA09
11	bD10	b <del>BG</del>	bA10
12	bD11	GND	bA11
13	bD12	+5 V	bA12
14	bD13	bBA	bA13
15	bD14	bBB	bA14
16	bD15	bBR	bA15
17	bD16	bBS	bA16
18	bD17	bR/W	bA17
19	bD18	bTS	bA18
20	bD19	bBL	bA19
21	bD20	bS0	bA20
22	bD21	GND	bA21
23	bD22	bS1	bA22
24	bD23	bĀĒ	bA23
25	bD24	bTT	bA24
26	bD25	bTA	bA25
27	bD26	MODA/IRQA	bA26
28	bD27	MODB/IRQB	bA27


# **DSP96002 ADM Connector Descriptions**


Table 2-10 DSP96002 ADM P2/J4 Port B Connector (Continued)


PIN#	ROW A	ROW B	ROW C	
29	bD28	MODC/IRQC	bA28	
30	bD29	RESET	bA29	
31	bD30	GND	bA30	
32	bD31	+5 V	bA31	
Note: (n/c) means that the pin is not connected. Both P2 and J4 are plugs.				





# APPENDIX A DSP96002ADM SCHEMATICS





















Г	۵	0	Δ	∢		$\Box$
-	2 8 8 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	2 2 2 2 2 2 2 2 2 2 3 3 5 5 5 5 5 5 5 5	P2 C6 P2 C1 P2 C1 P2 C2 P2 C2 P3 C3 P3 P3 C3 P3 C3 P3 P3 P	OR P2 C2	DATE: REV02 PAGE: 9 OF 12	-
2	P2 P2 B1 bA<0> - P2 B2 bA<1> - P2 B3 bA<2> - P2 B4 bA<2> - P2 B4 bA<2> -	P2 B6 bA<4> P2 B6 bA<4> P2 B6 bA<5> P2 B7 bA<6> P2 B7 bA<6> P2 B8 bA<7> P2 B9 bA<8> P2 B1 bA<10> P2 B1 bA<11> P2 B13 bA<11> P2 B14 bA<11> P2 B15 bA<11> P2 B15 bA<11> P2 B16 bA<11> P2 B16 bA<11> P2 B17 bA<11> P2 B18 bA<11> P3 B18 bA<11> P3 B18 bA<11> P4 B18 bA<11  P4 B18 bA<11 bA<		N	ITLE: DSP96ADS PORTA/B Edge CONNECTORS	2
ဗ	P2 A1 vcc — P2 A2 gnd — P2 A3 bDE* — P2 A4 bHS*	DS DS 2 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	P2_A16 bBR*   P2_A17 bBS*   P2_A18 bR\w''   P2_A20 bBL*   P2_A22 gnd   P2_A22 gnd   P2_A22 gnd   P2_A23 bS1   P2_A24 bAE*   P2_A25 bTT*   P2_A	P2 A27 IRQA_IN P2 A28 IRQB_IN P2 A29 IRQC_IN P2 A30 RESET* P2 A31 gnd P2 A32 vcc P2 A32 PCC IN P2 A3	TITLE: PORTA/B E	ဇ
4	bD<0> bD<1> bD<1> bD<2> bD<3>	b0.44 b0.44 b0.45 b0.44 b0.45 b0.47 b0.47 b0.41	bD<155 bD<165 bD<175 bD<175 bD<215 bD<225 bD<235 bD<255 bD<255 bD<255 bD<255 bD<255	b0<26> b0<27> b0<27> b0<28> b0<29> b0<30> b0<31>	LAST_MODIFIED=Fri Jul 2 09:58:58 1993	4
2	2 8 8 2 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	+ + + + + + + + + + + + + + + + + + + +	++++++++++	P1 C27 P1 C38 P1 C39 P1 C39 P1 C30 P1	LAST_MODIFIED=	2
9	P1 B1 aA<10> A6<9> A6<8> A6<7>	7 7 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	to the state of th	P1_B27 P1_B28 P1_B30 CL P1_B31 P1_B31 P1_B31 P1_B32		9
7	P1. A1 aD<25> P1. A2 aD<26> P1. A3 aD<27> P1. A4 aD<28>		P1- A16	P1- A27 aA<14> P1- A28 aA<13> P1- A29 aA<12> P1- A30 aA<11> P1- A31 AWR* P1- A31 vcc P1- A32 vcc P1- A32 vcc		7
8	aD<0> aD<1> aD<2> aD<2>					8
	Δ	O	ω	∢		

	۵		0		Ф	< <			
-		++++	22	+ + + + + + +	+ + + + + + +	+ + + + + +	TOR	DATE: REV02 PAGE: 0 OF 12	-
2	40		P2 B6 bA<4> P2 B6 bA<5> P2 B7 bA<6> P2 B8 bA<7> P2 B8 bA<7> P2 B8 bA<7> P2 B9 bA<8> P2 B10 bA<10> P2 B11 bA<10> P2 B12 bA<11> P2 B13 bA<11> P2 B13 bA<11> P2 B13 bA<11> P2 B13 bA<11> P3 B13 bA<11> P4 B13 bA<11< P4			P2 B30 bA<28> P2 B30 bA<28> P2 B31 bA<30> P2 B32 bA<31>	PORTB INTERFACE CONNECTOR	LE: DSP96ADS PORTA/B TOP CONNECTORS	2
3			P2 A6 bHA* P2 A6 DR* DSI/OS0 P2 A8 DSCK/OS1 P2 A9 DSO P2 A9 DSO P2 A10 bHR* P2 A11 bBG*	D		P2 A29 IRQB_IN   P2 A29 IRQC_IN   P2 A30 RESET*   gnd   P2 A31 gnd   P2 A31 vcc   P2 A32 vcc   P2 A32 vcc   P3 A32 vcc   P	PORTI	TITLE: PORTA/B	ε
4		++++		+ + + + + + +	+ + + + + + +	bbc28 + bbc28 + bbc28 + bbc28 + bbc28 + bbc39 + bbc30 + bbc31		Jul 2 10:11:46 1993	4
2		++++	aA<6> P1_G aA<5> P1_G aA<4> P1_C7 aA<3> P1_G aA<3> P1_G aA<2> P1_C10 aA<2> P1_C10 aA<4> P1_C10 aA<4> P1_C10 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11 aA<4> P1_C11	+ + + + + + +	aBA 1- C2 aBL* P1- C21 aTT* P1- C22 aST P1- C23 aST P1- C24 aSO P1- C25 aBS* P1- C25	+ + + + + +	TOR	LAST_MODIFIED=Fri Jul 2 10:11:46 1993	5
9		2 2 2 2 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	P1 B1	P1 B21 P1 B22 P1 B23 P1 B24 P1 B25 P1 B26		PORTA INTERFACE CONNECTOR		9
7			8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	P1 A 15 P 1 A 15 P 1 A 16 P 1 A 19 P 1	P1-A21 P1-A22 P1-A23 P1-A23 P1-A25 P1-A25		lOd		7
8	۵								8

Г	۵		O	Δ		∢	
-							DATE: REV02 PAGE: 11 OF 12
2	C10 VCC C11 VCC C10 III gnd	$\begin{array}{c c} vcc & vcc \\ \hline c20 & c22 \\ \hline & .1uf \\ gnd & .1uf \\ gnd \end{array}$	$\begin{array}{c c} & \text{VCC} & \\ \text{C31} & & \\ \hline & & \\ \text{C34} & \\ & & \\ \text{1uf} & \text{gnd} & \\ \end{array}$	.1uf gnd .1uf gnd	$\begin{array}{c} \text{C53} & \text{vcc} \\ \text{C53} & \text{C54} \\ \text{.1uf} & \text{gnd} \end{array}  \text{.1uf}  \begin{array}{c} \text{vcc} \\ \text{gnd} \end{array}$		ITLE: DSP96ADS IC DECOUPLING CAPACITORS
3	C9 VCC	C19 \rightarrow VCC \rightarrow \limits \rightarrow \limits \rightarrow \right	C30 Vcc	C42 VCC	$\begin{array}{ccc} C52 & \\ C52 & \\ & & \\ & & \\ \end{array}$	0 9	ITLE: IC DECOU
4	C7 \rightarrow C8 \rightarrow VCC \rightarrow C1 \rightarrow C8 \rightarrow VCC \rightarrow C1 \	$\begin{array}{c c} \text{C17} & \text{VCC} & \text{C18} & \text{VCC} \\ \text{C11} & \text{C18} & \text{C18} & \text{C18} \\ \text{C10} & \text{Gard} & \text{C10} & \text{Gard} \end{array}$	$\begin{array}{c c} vcc & C29 \\ \hline \\ 1uf \\ gnd & .1uf \\ gnd \end{array}$	C40 \bigcup C41 \bigcup VCC \\ .1uf \bigcup gnd  .1uf \bigcup gnd	C50 VCC C51 VCC .1uf gnd	$\begin{array}{cccc} C60 & Vcc & C61 \\ \hline & & & \\ $	Jul 2 10:19:13 1993
5	C5 VCC C6 VCC	$\begin{array}{ccc} VCC & VCC & VCC \\ C15 & & & \\ \hline & & & \\ & & \\ & & \\ & & & \\ & & & \\ & & \\ & & & \\ & & \\ & & \\ & & \\ & & & \\ & & \\ & & \\ & & \\ & & \\ &$	$C26 \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{ccc} C48 & \downarrow^{VCC} & C49 & \downarrow^{VCC} \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\$	$\begin{array}{cccc} C58 & V^{\text{CC}} & C59 & V^{\text{CC}} \\ & & & & & & & & & & & & & & & & & &$	LAST_MODIFIED=Fri Jul 2 10:19:13 1993
9	.1uf _gnd	C14 \tag{ \text{VCC} \text{C114}  \text{Juf } \text{gnd}	$C25 \underset{\text{dod}}{\text{LVCC}}$	C37 \rightarrow voc C37 \rightarrow 10f \rightarrow gnd	C47 \rightarrow VGC \cdot C47 \rightarrow 10f \rightarrow gnd	C57 \rightarrow vcc \rightarrow 11 mf \rightarrow gnd	u u
7	$C2 \int_{0}^{VCC} C3 \int_{0}^{VCC} .10f \int_{0}^{0} gnd$	$C12 \downarrow^{VCC} C13 \downarrow^{VCC}$ $.1uf gnd1uf gnd$	C23	C35 \rightarrow C36 \rightarrow VCC \rightarrow C36 \rightarrow 14f \rightarrow gnd	$C45 \int_{0}^{VCC} C46 \int_{0}^{VCC} .10f \int_{0}^{0} gnd$	$C55 \xrightarrow{\text{VCC}} C56 \xrightarrow{\text{VCC}} 10f \xrightarrow{\text{gnd}} .10f $	
8							α
1			O	۵		<	



## APPENDIX B DSP96002ADM BILL OF MATERIALS

## B.1 DSP96002ADM—ELECTRICAL PARTS LIST REV. 1.8 --10/20/93

Qty	Description	Ref. Designators	Vendor Part #				
Integrated Circuits							
1	DSP96002	U35	Motorola				
4	WS57C191B35D	U1-U4, U8-U11	WaferScale Integration				
1	MC1455P1	U20	Motorola				
3	74FACT00	U5, U6, U7	Motorola				
2	74F138	U42, U43	Motorola				
2	74F32	U41, U44	Motorola				
3	PAL16L8-7	U30, U31, U39, U40	TI, AMD				
6	74F244	U32-U34, U36-U38	Motorola				
16	MCM6209P15	U12-U19, U22-U29	Motorola				
1	40 MHz osc.	U21	NDK-TD1100C-40				
		Resistors					
1	1 ΜΩ	R11					
9	47 kΩ	R6, R7, R8, R10, R12–R14, R18, R20					
8	4.7 kΩ	R1–R3, R9, R15–R17, R19					
1	2.7 ΚΩ	R4					
1	1 kΩ	R5					
Resistor Networks							
4	4.7 kΩ (6 pin)	RN1, RN2, RN5, RN6	Bourne 4606X-101-472				
2	10 kΩ (8 pins)	RN3, RN4	Bourne 4610X-101-103				
		Transistors					
1	2N3904	Q1	Motorola				
	Capacitors						
1	.47 μf C32		AVX SA305E474ZAA				
1	220 μf	C1	Sprague 501D227M016MM				
58			AVX SA105E104ZAA				
1	1 μf	C21	AVX SA405E105ZAA				

## B.2 DSP96002ADM—HARDWARE PARTS LIST REV. 1.8 --10/20/93

Qty	Description	Ref. Designator	Vendor Part #					
Jumpers								
4	2 row × 12 Bergstiks	JG15-JG17, JG25	R.N. NSH-12DB-S2-TG30					
1	2 row × 2 Bergstiks	JG20	R.N. NSH-04DB-S2-TG30					
2	(18) 1 row×3 Bergstiks	JG1–JG14, JG21, JG22, JG26, JG27	R.N. NSH-36SB-S2-TG30					
4	2 row × 3 Bergstiks	JG18, JG19, JG23, JG24	R.N. NSH-06DB-S2-TG30					
1	2 row × 5 Bergstiks	J2	R.N. NSH-10DB-S2-TG30					
6	1 row × 32 Bergstiks	J3, J4	R.N. NSH-32SB-S2-TG30					
	Sockets							
1	18×18 PGA socket	U35	R.N. PGA-244AH3-S-TG					
4	20 pin (300 mil) sockets	U30, U31, U39, U40	ICT-203-S-TG					
16	28 pin (300 mil) sockets	U12-U19, U22-U29	R.N. ICE-283-S-TG					
8	28 pin (600 mil) sockets	U1-U4, U8-U11	R.N. ICT-286-S-TG					
1	14 pin (300 mil) socket	U21	RN - ICA-143-SCO-TG30					
		Connectors						
2	96 pos. connector	P1, P2	R.N. DIN96CPCSR1TR					
1	2 pos.power terminal block	J1	Augat-MC6-P102-02					
	Switches							
1	SPST momentary switch	S1	C&K - 8125-S-D9-R2-BE					
1	SPST power switch		C&K 7101-S-D9-A2-BE					
	Miscellaneous							
4	Rubber Feet		Amatom #5186					
1	Ferrite Bead		Miller FB73-226					

