DSP56LF812

Advance Information 16-BIT DIGITAL SIGNAL PROCESSOR

The DSP56LF812 is a member of the DSP56800 core-based family of Digital Signal Processors (DSPs). This general purpose DSP combines processing power with programming capability of Flash memories, making it an excellent choice for system code development for signal processing and control functions. Because of its low cost, configuration flexibility, and compact program code, the DSP56800 family is well-suited for cost-sensitive applications, such as digital wireless messaging, servo and motor control, digital answering machines/feature phones, modems, and digital cameras. The Flash memories are programmed using the JTAG/OnCE port in the target system. The DSP56800 core consists of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MPU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C Compilers. The DSP56LF812 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip data RAM per instruction cycle. The rich set of programmable peripherals and ports provides support for interfacing multiple external devices, such as codecs, microprocessors, or other DSPs. The DSP56LF812 also provides two external dedicated interrupt lines and sixteen to thirty-two GPIO lines, depending on peripheral configuration (see Figure 1).




Figure 1 DSP56LF812 Block Diagram

This document contains information on a new product. Specifications and information herein are subject to change without notice.

DSP56LF812 FEATURES

Digital Signal Processing Core

- Efficient 16-bit DSP56800 family DSP engine
- As many as 20 Million Instructions Per Second (MIPS) at 40 MHz
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C Compiler and local variable support
- Software subroutine and interrupt stack with unlimited depth

Memory

- On-chip Harvard architecture permits up to three simultaneous accesses to program and data memory
- 24 K × 16 program Flash memory programmed through JTAG/OnCE port
- 2 K × 16 data Flash memory programmed through JTAG/OnCE port
- 2 K × 16 X data RAM
- Programs can run out of X data RAM

Peripheral Circuits

- External Memory Interface (Port A)
- Sixteen dedicated General Purpose Input/Output (GPIO) pins (eight pins programmable as interrupts)

Preliminary

- Serial Peripheral Interface (SPI) support: Two configurable 4-pin ports (SPI0 and SPI1) (or eight additional GPIO lines)
 - Supports LCD drivers, A/D subsystems, and MCU systems
 - Supports inter-processor communications in a multiple master system
 - Demand-driven master or slave devices with high data rates
- Synchronous Serial Interface (SSI) support: One 6-pin port (or six additional GPIO lines)
 - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola SPI-compliant peripherals
 - Asynchronous or synchronous transmit and receive sections with separate or shared internal/external clocks and frame syncs
 - Network mode using frame sync and as many as 32 time slots
 - 8-bit, 10-bit, 12-bit, and 16-bit data word lengths
- Three programmable 16-bit timers (accessed using two I/O pins that can also be programmed as two additional GPIO lines)
- Computer-Operating Properly (COP) and Real-Time Interrupt (RTI) timers
- Two external interrupt/mode control pins
- One external reset pin for hardware reset
- JTAG/On-Chip Emulation (OnCE) 5-pin port for unobtrusive, processor speed-independent debugging and Flash memory programming
- Extended debug capability with a second breakpoint and 8-level OnCE FIFO history buffer
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the DSP core clock
- Flash programming via the JTAG/OnCE interface

Energy Efficient Design

- Power-saving Wait and multiple Stop modes available
- Fully static, HCMOS design for 40 MHz to dc operating frequencies
- A single 2.7–3.6V power supply
- 5 V-compatible I/O interface
- Available in plastic 100-pin Thin Quad Flat Pack (TQFP) surface-mount package

PRODUCT DOCUMENTATION

The three documents listed in **Table 1** are required for a complete description of the DSP56LF812 and are necessary to design properly with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).

Table 1 DSP56LF812 Chip Documentation

Topic	Description	Order Number
DSP56800 Family Manual	Detailed description of the DSP56800-family architecture, and 16-bit DSP core processor and the instruction set	DSP56800FM/AD
DSP56LF812 User's Manual	Detailed description of memory, peripherals, and interfaces of the DSP56LF812	DSP56LF812UM/AD
DSP56LF812 Technical Data	Electrical and timing specifications, pin descriptions, and package descriptions	DSP56LF812/D

Mfax and OnCE are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🙉 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/ Affirmative Action Employer.

How to reach us:

USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 1 (800) 441-2447 1 (303) 675-2140

Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609 USA and Canada ONLY: 1 (800) 774-1848

Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

Technical Resource Center:

1 (800) 521-6274

DSP Helpline

dsphelp@dsp.sps.mot.com

Japan:

Nippon Motorola Ltd SPD, Strategic Planning Office 4-32-1, Nishi- Gotanda Shinagawa-ku, Tokyo 141, Japan 81-3-5487-8488

Internet:

http://www.motorola.com/sps

