







TMUX4051, TMUX4052, TMUX4053 SCDS445A – MAY 2022 – REVISED SEPTEMBER 2022

TMUX405x 24-V, 8:1, 1-Channel, 4:1, 2-Channel and 2:1, 3-Channel Multiplexers with 1.8-V Logic

1 Features

Single supply range: 5 V to 24 V
Dual supply range: up to ±12 V

Low capacitance: 3 pF

• -55°C to +125°C operating temperature

· Bidirectional signal path

· Rail-to-rail operation

• 1.8 V logic compatible

· Break-before-make switching

ESD protection HBM: 2000 V

• TMUX405x – pin compatible with:

Industry standard 4051, 4052, and 4053 muxes

2 Applications

- · Analog multiplexing and demultiplexing
- · Factory automation and control
- Appliances
- · Battery test equipment
- Power delivery
- Medical
- · Building automation
- · Grid infrastructure

3 Description


The TMUX405x devices are general purpose complementary metal-oxide semiconductor (CMOS) multiplexers (MUX). The TMUX4051 is an 8:1, 1-channel multiplexer, the TMUX4052 is a 4:1, 2-channel multiplexer, and the TMUX4053 is 2:1, 3 channel switch. The devices work with a single supply (5 V to 24 V), dual supplies (up to ± 12 V), or asymmetric supplies (such as V_{DD} = 12 V, V_{SS} = -5 V). The wide supply voltage range allows the TMUX405x devices to be used in a broad array of applications from battery testers to appliances.

The TMUX405x devices support bidirectional analog signals on the source (Sx) and drain (Dx) pins ranging from V_{SS} to V_{DD} . All logic inputs have 1.8 V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating with a valid supply voltage.

Package Information(1)(2)

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TMUX4051 TMUX4052	PW (TSSOP, 16)	5.00 mm × 4.40 mm	
	DYY (SOT-23-THIN, 16)(3)	4.20 mm × 2.00 mm	
	BQB (WQFN, 16) ⁽³⁾	3.50 mm × 2.50 mm	

- For all available packages, see the package option addendum at the end of the data sheet.
- (2) See the Device Comparison Table
- (3) Preview packages.



TMUX4051, TMUX4052, and TMUX4053 Block Diagram



Table of Contents

1 Features	
2 Applications 8.11 Bandwidth	2
3 Description	22
4 Revision History	22
5 Device Comparison Table	22
6 Pin Configuration and Functions4 9.3 Feature Description	22
7 Specifications	24
7.1 Absolute Maximum Ratings	24
7.2 ESD Ratings7 10.2 Typical Application	24
7.3 Thermal Information: TMUX405x8 10.3 Design Requirements	2
7.4 Recommended Operating Conditions8 10.4 Detailed Design Procedure	2
7.5 Electrical Characteristics9 10.5 Application Curve	2
7.6 AC Performance Characteristics	2
7.7 Timing Characteristics	<mark>2</mark> 6
7.8 Typical Characteristics14 12.1 Layout Guidelines	26
8 Parameter Measurement Information	26
8.1 On-Resistance	<mark>2</mark>
8.2 Off-Leakage Current	
8.3 On-Leakage Current	
8.4 Transition Time	2
8.5 Break-Before-Make	
8.6 t _{ON(EN)} and t _{OFF(EN)}	27
8.7 Propagation Delay	<mark>2</mark> 7
8.8 Charge Injection	
8.9 Off Isolation	2

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (May 2022) to Revision A (September 2022)

Page




5 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX4051	8:1, 1-channel multiplexer
TMUX4052	4:1, 2-channel multiplexer
TMUX4053	2:1, 3-channel switch



6 Pin Configuration and Functions






Figure 6-1. TMUX4051 PW Package, 16-Pin TSSOP (Top View)

Figure 6-2. TMUX4051 DYY (Preview) Package, 16-Pin SOT-23-THIN (Top View)




Figure 6-3. TMUX4051 BQB (Preview) Package, 16-Pin WQFN (Top View)

	Table 6-1. Pin Functions TMUX4051
EVDE(1)	proop

PIN		TVDE(1)	DESCRIPTION(2)		
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾		
S4	1	I/O	Source pin 4. Signal path can be an input or output.		
S6	2	I/O	Source pin 6. Signal path can be an input or output.		
D	3	I/O	Drain pin (common). Signal path can be an input or output.		
S7	4	I/O	Source pin 7. Signal path can be an input or output.		
S5	5	I/O	Source pin 5. Signal path can be an input or output.		
EN	6	I	Active low logic enable. When this pin is high, all switches are turned off. Section 9.3.5 shows how when this pin is low, the A[2:0] address inputs determine which switch is turned on		
V _{SS}	7	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.		
GND	8	Р	Ground (0 V) reference		
A2	9	I	Address line 2. Section 9.3.5 shows how A2 controls the switch configuration.		
A1	10	I	Address line 1. Section 9.3.5 shows how A1 controls the switch configuration.		
A0	11	I	Address line 0. Section 9.3.5 shows how A0 controls the switch configuration.		
S3	12	I/O	Source pin 3. Signal path can be an input or output.		
S0	13	I/O	Source pin 0. Signal path can be an input or output.		
S1	14	I/O	Source pin 1. Signal path can be an input or output.		
S2	15	I/O	Source pin 2. Signal path can be an input or output.		
V _{DD}	16	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		
Thermal pac	I	_	The thermal pad is not connected internally. It is recommended that the pad be left floating or tied to GND.		

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to Section 9.3.4 for what to do with unused pins.

S2A

S1A

DA




Figure 6-4. TMUX4052 PW Package, 16-Pin TSSOP (Top View)

Figure 6-5. TMUX4052 DYY (Preview) Package, 16-Pin SOT-23-THIN (Top View)




Figure 6-6. TMUX4052 BQB (Preview) Package, 16-Pin WQFN (Top View)

Table 6-2. Pin Functions TMUX4052

Р	IN	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾			
NAME	NO.	I TPE(*/	DESCRIPTION (*)			
S0B	1	I/O	Source pin 0 of mux B. Can be an input or output.			
S2B	2	I/O	Source pin 2 of mux B. Can be an input or output.			
DB	3	I/O	Drain pin (common) of mux B. Can be an input or output.			
S3B	4	I/O	Source pin 3 of mux B. Can be an input or output.			
S1B	5	I/O	Source pin 1 of mux B. Can be an input or output.			
EN	6	I	re low logic enable. When this pin is high, all switches are turned off. When this pin is low, the 0] address inputs determine which switch is turned on.			
V _{SS}	7	Р	egative power supply. This pin is the most negative power-supply potential. For reliable operation, onnect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{SS} and GND.			
GND	8	Р	Ground (0 V) reference			
A1	9	I	Address line 1. Section 9.3.5 shows how A1 controls the switch configuration.			
A0	10	I	Address line 0. Section 9.3.5 shows how A0 controls the switch configuration.			
S3A	11	I/O	Source pin 3 of mux A. Can be an input or output.			
S0A	12	I/O	Source pin 0 of mux A. Can be an input or output.			
DA	13	I/O	Drain pin (common) of mux A. Can be an input or output.			
S1A	14	I/O	Source pin 1 of mux A. Can be an input or output.			
S2A	15	I/O	Source pin 2 of mux A. Can be an input or output.			
V _{DD}	16	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V _{DD} and GND.			
Thermal pad		_	The thermal pad is not connected internally. It is recommended that the pad be left floating or tied to GND.			

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to Section 9.3.4 for what to do with unused pins.





Figure 6-7. TMUX4053 PW Package, 16-Pin TSSOP (Top View)

Figure 6-8. TMUX4053 DYY (Preview) Package, 16-Pin SOT-23-THIN (Top View)




Figure 6-9. TMUX4053 BQB (Preview) Package, 16-Pin WQFN (Top View)

Table 6-3. Pin Functions TMUX4053

ı	PIN	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾				
NAME	NO.	ITPE	DESCRIPTION ⁽⁻⁾				
S2B	1	I/O	Source pin B of switch 2. Can be an input or output.				
S2A	2	I/O	Source pin A of switch 2. Can be an input or output.				
S3B	3	I/O	Source pin B of switch 3. Can be an input or output.				
D3	4	I/O	Drain pin (common) of switch 3. Can be an input or output.				
S3A	5	I/O	Source pin A of switch 3. Can be an input or output.				
EN	6	I	Active low logic enable. When this pin is high, all switches are turned off. When this pin is low, the SEL[x] logic control inputs determine which switch is turned on.				
V _{SS}	7	Р	Negative power supply. This pin is the most negative power-supply potential. For reliable operation connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V_{SS} and GND.				
GND	8	Р	Ground (0 V) reference				
SEL3	9	1	Logic control select pin 3. Section 9.3.5 shows controls switch 3 configuration.				
SEL2	10	1	Logic control select pin 2. Section 9.3.5 shows controls switch 2 configuration.				
SEL1	11	I/O	Logic control select pin 1. Section 9.3.5 shows controls switch 1 configuration.				
S1A	12	I/O	Source pin A of switch 1. Can be an input or output.				
S1B	13	I/O	Source pin B of switch 1. Can be an input or output.				
D1	14	I/O	Drain pin (common) of switch 1. Can be an input or output.				
D2	15	I/O	Drain pin (common) of switch 2. Can be an input or output.				
V _{DD}	16	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{DD} and GND.				
Thermal pad	•	_	The thermal pad is not connected internally. It is recommended that the pad be left floating or tied to GND.				

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to Section 9.3.4 for what to do with unused pins.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

1 3	1 3 (MIN	MAX	UNIT
V _{DD} – V _{SS}			28	V
V _{DD}	Supply voltage	-0.5	28	V
V _{SS}		-28	0.5	V
V _{SEL} or V _{EN}	Logic control input pin voltage (EN, Ax, SELx)	-0.5	28	V
I _{SEL} or I _{EN}	Logic control input pin current (EN, Ax, SELx)	-0.5	28	mA
V _S or V _D	Source or drain voltage (Sx, D)	V _{SS} -0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽²⁾	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	-10	10	mA
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (3) To avoid drawing excess current from V_{DD}, or into V_{SS}, the voltage drop across the bidirectional switch path (ΔV_{switch}) must not exceed 1.2 V (600 mV for high temperature).

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Thermal Information: TMUX405x

THERMAL METRIC ⁽¹⁾		TMUX4			
		THERMAL METRIC ⁽¹⁾ PW (TSSOP) DYY (S			
		16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	116.5	TBD	TBD	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	47.2	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.0	TBD	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.4	TBD	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.1	TBD	TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	TBD	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD} – V _{SS} (1)	Power supply voltage differential	5	24	V
V_{DD}	Positive power supply voltage	5	24	V
V _{SS}	Negative power supply voltage	-15	0	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V_{DD}	V
V _{Ax} or V _{EN}	Address or enable pin voltage	0	V_{DD}	٧
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	-10	10	mA
T _A	Ambient temperature	– 55	125	°C

⁽¹⁾ V_{DD} and V_{SS} can be any value as long as 5 V \leq ($V_{DD} - V_{SS}$) \leq 24 V, and the minimum V_{DD} and V_{SS} are met.



7.5 Electrical Characteristics

Over operating free-air temperature range,

Typical at $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS				MIN	TVD	MAX	UNIT
PARAMETER	CONDITION	V _{DD}	V _{SS}	T _A	IVIIN	TYP	IVIAA	UNII
POWER SUPPLY								
				–55°C			60	
	Address inputs = 0 V, 5 V, or V _{DD}	5 V	0 V	25°C		17	60	
	EN = 0 V	5 V	0 0	85°C			80	
				125°C			80	
				–55°C			60	
	Address inputs = 0 V, 5 V, or V _{DD}	10 V	0 V	25°C		18	60	
Supply current	EN = 0 V	10 V	0 0	85°C			80	
				125°C			80	
				–55°C			60	
	Address inputs = 0 V, 5 V, or V _{DD}	24.1/	0.1/	25°C		21	60	
	EN = 0 V	24 V	0 V	85°C			80	μA
				125°C			80	
	Address inputs = 0 V, 5 V, or V _{DD} $\overline{\text{EN}}$ = 0 V	5 V	/ –5 V	-55°C			60	
				25°C		18	60	
				85°C			80	
				125°C			80	
			-12 V	-55°C			60	
	Address inputs = 0 V, 5 V, or V_{DD} \overline{EN} = 0 V	40.17		25°C		20	60	
		12 V		85°C			80	
				125°C			80	
				–55°C			20	
	Address inputs = 0 V, 5 V, or V _{DD}	l		25°C		6	20	
	EN = 0 V	5 V	–5 V	85°C			25	
Negative supply				125°C			25	
current ss				–55°C			22	μΑ
	Address inputs = 0 V, 5 V, or V _{DD}			25°C		7	22	
	EN = 0 V	12 V	–12 V	85°C			26	
				125°C			26	
		İ	1	25°C		8		
_{DD} disable	$\overline{\text{EN}}$ = 5 V or V _{DD}	All		–55°C to 125°C			20	μA



7.5 Electrical Characteristics (continued)

Over operating free-air temperature range, Typical at $T_{\Delta} = 25^{\circ}\text{C}$ (unless otherwise noted)

DADAMETED	TES	T CONDITIO	NS		RAINI	TVD	MAY	LIMIT	
PARAMETER	CONDITION	MIN	TYP	MAX	UNIT				
ANALOG SWITCH	,	'					1		
				–55°C			800		
	$V_S = V_{SS}$ to V_{DD}	5 V	0 V	25°C		75	1050		
	$I_D = -1 \text{ mA}$	o v	0 V	85°C			1200		
				125°C			1300		
				–55°C			310		
	$V_S = V_{SS}$ to V_{DD}	40.1/	0.1/	25°C		60	400		
	$I_D = -1 \text{ mA}$	10 V	0 V	85°C			520		
				125°C			550		
R _{ON} Source to Drain ON- Resistance				-55°C			200		
	$V_S = V_{SS}$ to V_{DD}			25°C		60	240	_	
	$I_D = -1 \text{ mA}$	24 V	0 V	85°C			300	Ω	
				125°C			300		
				–55°C			310		
	$V_S = V_{SS}$ to V_{DD}	5 V	–5 V	25°C		60	400		
	$I_D = -1 \text{ mA}$			85°C			520		
				125°C			550		
				–55°C			200		
	$V_S = V_{SS}$ to V_{DD}	40.11		25°C		60	240		
	$I_D = -1 \text{ mA}$	12 V	–12 V	85°C			300		
				125°C			300		
∆R _{ON}	$V_S = V_{SS}$ to V_{DD} $I_D = -1$ mA	All		25°C		2		Ω	
				25°C		60			
RON FLAT	$V_S = V_{SS}$ to V_{DD}	All		–55°C to 85°C			150	Ω	
ONTEN	$I_D = -1 \text{ mA}$			–55°C to 125°C			150		
	Cwitch State is off			25°C		±0.3	±100		
S(OFF)	Switch State is off V _S = V _{SS} / V _{DD}	24 V	0 V	-55°C to 85°C			±800	nA	
D(OFF)	$V_D = V_{DD} / V_{SS}$			–55°C to 125°C			±1000		
				25°C		±0.3	±100		
ON	Switch State is on	24 V	0 V	–55°C to 85°C			±800	nA	
ON	$V_S = V_D = V_{SS}$ or V_{DD}			–55°C to 125°C			±1000		
LOGIC INPUTS (ADI	DRESS / ENABLE pins)								
, / _{IH}	Input High Voltage	All		–55°C to 125°C	1.35		V_{DD}	V	
V _{IL}	Input Low Voltage	All		–55°C to 125°C	0		0.8	V	
ін				25°C	±0.6			V	
IL Logic Input Current	$V_{LOGIC} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$	All		-55°C to 125°C	-1		1	μA	
C _{IN}		All		25°C		2		pF	



7.6 AC Performance Characteristics

Typical at $T_A = 25$ °C (unless otherwise noted)

PARAMETER	TE	TEST CONDITIONS								
PARAIVIE I ER	CONDITION	V _{DD}	V _{SS}	GPN	MIN	TYP	TYP MAX			
CAPACITANCE		·					'			
C	$V_{S} = (V_{DD} + V_{SS}) / 2 V$	5 V	–5 V	All		3		pF		
C _{S(OFF)}	f = 1 MHz	24 V	0 V		3			рг		
		5 V	–5 V	TMUX4051		11				
		24 V	0 V	110004031		9				
C	$V_{S} = (V_{DD} + V_{SS}) / 2 V$	5 V	–5 V	TMUX4052		6		pF		
$C_{D(OFF)}$	f = 1 MHz	24 V	0 V	TWO X4032		5		ρı		
		5 V	–5 V	TMUX4053		4				
		24 V	0 V	110004033		3		1		
		5 V	–5 V	TMUX4051		13				
	V _S = (V _{DD} + V _{SS}) / 2 V	24 V	0 V	TWOX4031		11		pF		
C _{S(ON)} C _{D(ON)}		5 V	–5 V	TMUX4052		8				
	f = 1 MHz	24 V	0 V	TIVIO X4032		7				
		5 V	–5 V	TMUX4053		10				
		24 V	0 V	TWOX4033		5				
DYNAMIC CHARA	ACTERISTICS									
		+5 V	–5 V	TMUX4051		280				
		24 V	0 V			430				
Bandwidth (BW)	$V_{BIAS} = (V_{DD} + V_{SS}) / 2^{(1)}$ $V_{S} = 200 \text{ mVpp}$	+5 V	–5 V	TMUX4052		600		MU-		
(Sine Wave Input)	$R_L = 50 \Omega, C_L = 5 pF$	24 V	0 V	TWOX4032		700		MHz		
		+5 V	–5 V	TMUX4053		750				
		24 V	0 V	TWO X4033		850				
Off Isolation	$V_{BIAS} = (V_{DD} + V_{SS}) / 2$ (1)	+5 V	–5 V			-95				
Channel OFF (Sine Wave Input)	V_S = 200 mVpp R_L = 50 Ω , C_L = 5 pF f = 1 MHz	24 V	0 V	All		-95		dB		
	$V_{BIAS} = (V_{DD} + V_{SS}) / 2^{(1)}$	+5 V	–5 V			-90				
Crosstalk (Sine Wave Input)	V_S = 200 mVpp R_L = 50 Ω , C_L = 5 pF f = 1 MHz	24 V	0 V	All		-90		dB		
Chargo Injection	$V_{S} = (V_{DD} + V_{SS}) / 2$	+5 V	–5 V	TMUX4051		6				
Charge Injection	$R_S = 0 \Omega, C_L = 100 pF$	24 V	0 V	11000001		2		рC		

⁽¹⁾ Peak-to-Peak voltage symmetrical about $(V_{DD} + V_{SS}) / 2$.



7.7 Timing Characteristics

Over operating free-air temperature range, Typical at T_A = 25°C (unless otherwise noted)

	DADAMETED		TEST	CONDITIO	NS	MIN	TYP	MAX	UNIT	
	PARAMETER	CONDITION	V _{DD}	V _{SS}	T _A	IVIIIN	ITP	IVIAA	ONIT	
			5 V	0 V	25°C		4	20		
	Signal Input		10 V	0 V	25°C		4	20		
Prop Delay	to	$V_S = V_{SS}$ to V_{DD}	24 V	0 V	25°C		3	20	ns	
Jointy	Signal Output		5 V	–5 V	25°C		4	20		
			12 V	-12 V	25°C		3	20		
			5 V	0 V	25°C		105			
			3 V	0 0	–55°C to +125°C			190		
Address-to-Signal OUT Transition time between inputs			10 V	0 V	25°C		100			
			10 V	0 0	–55°C to +125°C			190		
	t_r , $t_f = 20 \text{ ns}$,	24 V	0 V	25°C		110				
	$R_L = 10 \text{ k}\Omega$	24 V	0 0	–55°C to +125°C			230	ns		
			5 \/	- T.V	25°C		100			
			5 V	–5 V	–55°C to +125°C			190		
			40.)/	-12 V	25°C	,	100			
			12 V	-12 V	-55°C to +125°C			190		
			E.V	0.17	25°C		100		ns	
			5 V	0 V	-55°C to +125°C			190		
		t_r , $t_f = 20 \text{ ns}$,	40.17	2)/	25°C		95			
			10 V	0 V	-55°C to +125°C	,		190		
	Enable-to-Signal OUT		S, 24.1/	0.17	25°C		110			
ON (EN)	Channel turning ON	$C_L = 50 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	24 V	0 V	–55°C to +125°C			230		
			- > /	-5 V	25°C		100			
			5 V		–55°C to +125°C			190		
			40.14	1011	25°C		100		í	
			12 V	–12 V	–55°C to +125°C			190		
			5.7	21/	25°C		90			
			5 V	0 V	–55°C to +125°C			140		
			40.14	10.11	25°C		90			
			10 V	0 V	–55°C to +125°C			140	ns	
OFF	Enable-to-Signal OUT	t_r , $t_f = 20 \text{ ns}$,	0411	0.14	25°C		85			
EN)	Channel turning OFF	$C_L = 50 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	24 V	0 V	–55°C to +125°C			140		
		101111		1	25°C		100			
			5 V	–5 V	–55°C to +125°C			160		
					25°C		90			
			12 V	–12 V	–55°C to +125°C			140		



7.7 Timing Characteristics (continued)


Over operating free-air temperature range, Typical at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER		TEST (CONDITION	MIN	TYP	MAX	UNIT	
	PARAMETER	CONDITION	V _{DD}	Vss	T _A	IVIIIN	111	III/JX	Oitii
			5 \ /	0 V	25°C		60		
		5 V	0 0	–55°C to +125°C	1				
			10 V	0 V	25°C		45		
		10 V	0 0	–55°C to +125°C	1				
		$C_L = 15 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	5 V	–5 V	25°C		45		no
t _{BBM}					–55°C to +125°C	1			ns
			10.1/	10.1/	25°C		55		
			12 V	–12 V	–55°C to +125°C	1			
			24 V	0.1/	25°C		75		
			24 V	0 V	–55°C to +125°C	1			



7.8 Typical Characteristics


at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)





7.8 Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 5 V (unless otherwise noted)



8 Parameter Measurement Information

8.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in the following figure. Figure 8-1 shows how the R_{ON} is computed with R_{ON} = V / I_{SD} , and the voltage (V) and current (I_{SD}) are measured using this setup.




Figure 8-1. On-Resistance Measurement Setup

8.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

Figure 8-2 shows the setup used to measure both off-leakage currents.




Figure 8-2. Off-Leakage Measurement Setup



8.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 8-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 8-3. On-Leakage Measurement Setup

8.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the 50% threshold. Figure 8-4 shows the setup used to measure transition time, denoted by the symbol $t_{\text{TRANSITION}}$.




Figure 8-4. Transition-Time Measurement Setup



8.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 8-5 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 8-5. Break-Before-Make Delay Measurement Setup

8.6 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the 50% threshold. The 10% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 8-6 shows the setup used to measure transition time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the 50% threshold. The 90% measurement is utilized to provide the timing of the device, system level timing can then account for the time constant added from the load resistance and load capacitance. Figure 8-6 shows the setup used to measure transition time, denoted by the symbol $t_{OFF(EN)}$.




Figure 8-6. Turn-On and Turn-Off Time Measurement Setup



8.7 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 8-7 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




Figure 8-7. Propagation Delay Measurement Setup

8.8 Charge Injection

Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 8-8 shows the setup used to measure charge injection from source (Sx) to drain (D).




Figure 8-8. Charge-Injection Measurement Setup

8.9 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 8-9 shows the setup used to measure, and the equation to compute off isolation.




Figure 8-9. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)

8.10 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 8-10 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 8-10. Channel-to-Channel Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)



8.11 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 8-11 shows the setup used to measure bandwidth.




Figure 8-11. Bandwidth Measurement Setup


Attenuation =
$$20 \cdot \text{Log}\left(\frac{V_2}{V_1}\right)$$
 (3)

9 Detailed Description

9.1 Overview

The TMUX4051 is an 8:1, single-ended (1-channel) mux, the TMUX4052 is a 4:1, differential (2-channel) multiplexer, and the TMUX4053 is 2:1, 3 channel switch. Each channel is turned on or turned off based on the state of the address lines and enable pin.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Bidirectional Operation

The TMUX4051, TMUX4052, and TMUX4053 devices conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each signal path has very similar characteristics in both directions so they can be used as both multiplexers and demultiplexer to support analog signals.

9.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for the TMUX4051, TMUX4052, and TMUX4053 ranges from V_{SS} to V_{DD} .

9.3.3 1.8 V Logic Compatible Inputs

The TMUX4051, TMUX4052, and TMUX4053 support 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the multiplexers to interface with processors that have lower logic I/O rails and eliminates the need for an external voltage translator, which saves both space and BOM cost. For more information on 1.8-V logic implementation, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

9.3.4 Device Functional Modes

When the $\overline{\text{EN}}$ pin of the TMUX405x devices is pulled low, one of the switches is closed based on the state of the address or select pins. When the $\overline{\text{EN}}$ pin is pulled high, all the switches are in an open state regardless of the state of the address or select pins.

Unused logic control pins must be tied to GND or V_{DD} to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx and Dx) should be connected to GND.



9.3.5 Truth Tables

Table 9-1, Table 9-2, and Table 9-3 provides the truth tables for the TMUX4051 respectively.

Table 9-1. TMUX4051 Truth Table

EN	A2	A 1	A0	Selected Signal Path Connected To Drain (D) Pin
0	0	0	0	S0
0	0	0	1	S1
0	0	1	0	S2
0	0	1	1	S3
0	1	0	0	S4
0	1	0	1	S5
0	1	1	0	S6
0	1	1	1	S7
1	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All inputs are unselected (HI-Z)

(1) X denotes do not care.

Table 9-2. TMUX4052 Truth Table

EN	A1	A0	Selected Signal Path Connected To Drain (DA and DB) Pins
0	0	0	S0A to DA S0B to DB
0	0	1	S1A to DA S1B to DB
0	1	0	S2A to DA S2B to DB
0	1	1	S3A to DA S3B to DB
1	X ⁽¹⁾	X ⁽¹⁾	All inputs are unselected (HI-Z)

(1) X denotes do not care.

Table 9-3. TMUX4053 Truth Table

EN	SEL1	SEL2	SEL3	Selected Signal Path Connected To Drain Pins
0	0	Х	Х	S1A to D1
0	1	Х	Х	S1B to D1
0	Х	0	Х	S2A to D2
0	Х	1	Х	S2B to D2
0	Х	Х	0	S3A to D3
0	Х	Х	1	S3B to D3
1	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All inputs are unselected (HI-Z)

(1) X denotes do not care.

The Enable pin, $\overline{\text{EN}}$, of the TMUX405x devices have a weak internal pull-up resistor to put the devices into a disabled state upon power up. The SELx / Address pins (Ax) have weak internal pull-down resistors to put the switch into a defined logic state.



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TMUX405x devices offer good system performance across a wide operating supply (5 V to 24 V). These devices include 1.8 V logic compatible control input pins that enable operation in systems with 1.8 V I/O rails. These features make the TMUX405x a family of general purpose multiplexers and switches that can reduce system complexity, board size, and overall system cost.

10.2 Typical Application

One useful application to take advantage of the TMUX405x features is multiplexing various signals into an ADC that is integrated into an MCU. Utilizing an integrated ADC in an MCU allows a system to minimize cost with a potential tradeoff of system performance when compared to an external ADC. The multiplexer allows for multiple inputs or sensors to be monitored with a single ADC pin of the device, which is critical in systems with limited I/O. The TMUX4052 is suitable for a similar design example using differential signals, or as two 4:1 multiplexers.




Figure 10-1. Multiplexing Signals to an Integrated ADC with TMUX4051



10.3 Design Requirements

Table 10-1 lists the parameters that must be used for this design example.

Table	10-1.	Design	Parameters

PARAMETERS	VALUES				
Supply (V _{DD})	12 V				
I/O signal range	0 V to V _{DD} (rail-to-rail)				
Control logic thresholds	1.8 V compatible				

10.4 Detailed Design Procedure

The TMUX4051, TMUX4052, and TMUX4053 can operate without any external components except for the supply decoupling capacitors. The MCU can control the enable and address pins through GPIOs to toggle between various inputs of the multiplexer. The enable pin should be connected to ground if the functionality is not required in the system. All inputs being muxed to the ADC of the MCU must fall within the *Recommended Operating Conditions*, including signal range and continuous current. For this design with a supply of 12 V, the signal range can be 0 V to 12 V.

10.5 Application Curve




Figure 10-2. Bandwidth

11 Power Supply Recommendations

The TMUX4051, TMUX4052, and TMUX4053 devices operate across a wide supply range of 5 V to 24 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply pins to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from V_{DD} to ground and V_{SS} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems or systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



12 Layout

12.1 Layout Guidelines

Route high-speed signals using minimal vias and corners, which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Figure 12-1 shows an example of a PCB layout with the TMUX4051, TMUX4052, and TMUX4053. Some key considerations are as follows:

- Decouple the V_{DD} and V_{SS} pins with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
 possible, and only make perpendicular crossings when necessary.

12.2 Layout Example




Figure 12-1. TMUX4051, TMUX4052, and TMUX4053 Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For releated documentation, see the following:

- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 1-Jan-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMUX4051DYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	TBD	Call TI	Call TI	-55 to 125		Samples
PTMUX4052DYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	TBD	Call TI	Call TI	-55 to 125		Samples
PTMUX4052PWR	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-55 to 125		Samples
PTMUX4053DYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	TBD	Call TI	Call TI	-55 to 125		Samples
PTMUX4053PWR	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-55 to 125		Samples
TMUX4051PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	T4051	Samples
TMUX4052PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	T4052	Samples
TMUX4053PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	T4053	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 1-Jan-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMUX4051, TMUX4052:

Automotive: TMUX4051-Q1, TMUX4052-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jan-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX4051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX4052PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


www.ti.com 2-Jan-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX4051PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX4052PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX4053PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PLASTIC SMALL OUTLINE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




PLASTIC SMALL OUTLINE



NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated