Electronique numérique Initiation à VHDL (1/3) CORRECTIONS

- 1. Dessiner l'enveloppe externe du composant décrit par cette entité. Voir figure 1.
- 2. Dessiner l'entité d'un demi-additionneur, puis le code VHDL de cette entité. Voir figure $4\,$
- 3. Rappeler la constitution interne du demi-additionneur. Voir figure 4
- 4. Coder l'architecture de ce demi-additionneur.

```
library ieee;
    use ieee.std_logic_1164.all;
    entity half_adder is
      port(
        a,b : in std_logic;
        sum,cout : out std_logic
      );
    end half_adder;
9
    architecture logic of half_adder is
11
    begin
12
      sum <= a xor b;
13
      cout <= a and b;
    end logic;
```



Figure 1 – Entity du composant MonCircuit




FIGURE 2 – Entité et architecture du demi-additionneur 1 bit

- 5. Dessinez la constitution interne d'un additionneur 1 bit complet, à partir du demi-additionneur.
- 6. Coder en VHDL l'architecture de cet additionneur 1 bit.

```
library ieee;
    use ieee.std_logic_1164.all;
 2
 3
    entity full_adder is
 4
       port(
 5
         a,b: in std_logic;
 6
         cin: in std_logic;
         sum,cout : out std_logic
       );
 9
    end full_adder;
10
11
    architecture logic of full_adder is
12
       signal s_1, cout_1,cout_2 : std_logic;
13
    begin
14
15
       ha_1: entity work.half_adder(logic)
16
17
       port map(
         a => a,
18
         b => b,
19
         sum => s_-1,
20
         \mathsf{cout} => \mathsf{cout}_{\scriptscriptstyle{-}} 1
21
       );
22
23
       ha_2: entity work.half_adder(logic)
24
       port map(
25
         a => cin,
26
         b => s_{-1},
27
28
         sum => sum,
         cout => cout_2
29
```




FIGURE 3 – Architecture du demi-additionneur 1 bit

);

30

18

19

20

port map(

```
31
       \mathsf{cout} \mathrel{<=} \mathsf{cout}\_1 \; \textbf{or} \; \mathsf{cout}\_2;
32
33
    end logic;
    Coder en VHDL l'entité et l'architecture d'un additionneur 8 bits.
    library ieee;
    use ieee.std_logic_1164.all;
 2
 3
    entity adder8b is
 4
       port(
 5
         a,b : in std_logic_vector(7 downto 0);
 6
         sum : out std_logic_vector(7 downto 0);
         cout : out std_logic
       );
 9
    end adder8b;
10
11
    architecture structural of adder8b is
12
       signal dummy_carry : std_logic;
13
       signal carry : std_logic_vector(7 downto 0);
14
    begin
15
16
       dummy\_carry <= '0';
17
```

fa_0 : entity work.full_adder(logic)

```
a => a(0),
21
        b => b(0),
22
        cin => dummy_carry,
23
        sum => sum(0),
24
        cout => carry(0)
25
      );
26
27
      fa_1: entity work.full_adder(logic)
28
      port map(
29
        a => a(1),
30
        b => b(1),
31
        cin => carry(0),
32
        sum => sum(1),
33
        cout => carry(1)
34
35
36
      fa_2: entity work.full_adder(logic)
37
      port map(
38
        a => a(2),
39
        b => b(2),
40
        cin => carry(1),
41
        sum => sum(2),
42
        cout => carry(2)
43
      );
44
45
      fa_3: entity work.full_adder(logic)
46
      port map(
47
        a => a(3),
48
        b => b(3),
49
        cin => carry(2),
50
        sum => sum(3),
51
        cout => carry(3)
52
      );
53
54
      fa_4: entity work.full_adder(logic)
55
      port map(
56
        a => a(4),
57
        b => b(4),
58
        cin => carry(3),
59
        sum => sum(4),
60
        cout => carry(4)
61
62
63
      fa_5 : entity work.full_adder(logic)
64
      port map(
65
        a => a(5),
66
        b => b(5),
67
        cin => carry(4),
68
        sum => sum(5),
69
```

```
cout => carry(5)
70
      );
71
72
      fa_6: entity work.full_adder(logic)
73
      port map(
74
        a => a(6),
75
        b = > b(6),
76
        cin => carry(5),
77
        sum => sum(6),
78
        cout => carry(6)
79
80
81
      fa_7: entity work.full_adder(logic)
82
      port map(
83
        a => a(7)
        b = > b(7)
85
        cin => carry(6),
86
        sum => sum(7),
87
        cout => carry(7)
88
      );
89
90
      cout <= carry(7);
91
92
    end structural;
93
```

- 8. Le testbench présente également une entité. Localisez cette entité. En quoi est-elle particulière? Comment peut-on l'expliquer? Un tel banc de test possède une entité *vide* : elle ne possède aucune entrée, ni sortie. C'est le laboratoire, portes closes.
- 9. Un générateur d'horloge est contenu dans le banc de test. Combien de lignes sont nécessaires? Dessinez le chronogramme de cette horloge. Une seule ligne suffit. On inverse le signal tous les demi-période d'horloge, à l'aide d'une assignation conditionnée par un signal "running", qui nous permettra de contrôler l'arrêt de la simulation
- 10. Comment notre banc de test provoque t-il concrètement cet arrêt? Le signal running est affecté à "false" à la fin du processus de stimulation. Plus aucun événement n'est crée par le simulateur.
- 11. Dessiner le chronogramme des stimuli.
- 12. L'additionneur fonctionne-t-il avec des nombres signés? Oui! En tous les cas, un test semble aller en ce sens! Voir figure ??.

1 Script de compilation

Script de compilation GHDL (donné sous Moodle):




Figure 4 – Architecture de l'additionneur 8 bits




Figure 5 – Chronogramme (overview)





Figure 6 – Chronogramme : cas de $1+255\,$



 $\label{eq:Figure 7-L'additionneur fonctionne} Figure \ 7-L'additionneur fonctionne pour les nombres signés.$

```
rm -rf waves.ghw *.o
      echo "=> analyzing VHDL files..."
      ghdl -a half_adder.vhd
      ghdl -a full_adder.vhd
      ghdl -a adder8b.vhd
      ghdl -a adder8b_tb.vhd
      echo "=> elaboration..."
      ghdl -e adder8b_tb
      echo "=> running simulation"
      ghdl -r adder8b_tb --wave=waves.ghw
      echo "=> starting waveform viewer"
      gtkwave waves.ghw chrono.sav
       Testbench (donné sous Moodle):
    — This file was generated automatically by vhdl_tb Ruby utility
    -- date: (d/m/y) 05/11/2018 15:40
    —— Author : Jean—Christophe Le Lann — 2014
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity adder8b_tb is
   end entity;
11
12
   architecture bhy of adder8b_tb is
13
14
     constant HALF_PERIOD : time := 5 ns;
15
16
     signal clk : std_logic := '0';
^{17}
     signal reset_n : std_logic := '0';
18
19
      signal sreset : std_logic := '0';
      signal running: boolean:= true;
20
21
      procedure wait_cycles(n : natural) is
22
23
        for i in 1 to n loop
24
          wait until rising_edge(clk);
25
        end loop;
26
       end procedure;
27
28
      signal a : std_logic_vector(7 downto 0);
29
      signal b : std_logic_vector(7 downto 0);
30
      signal sum : std_logic_vector(7 downto 0);
31
      signal cout : std_logic;
32
```

echo "=> cleaning..."

33

```
begin
34
35
      — clock and reset
36
37
      reset_n \leq '0','1' after 666 ns:
38
39
      clk <= not(clk) after HALF_PERIOD when running else clk;
40
41
42
      — Design Under Test
43
44
45
      dut : entity work.adder8b(using_generate)
46
             port map (
47
48
               a => a,
               b => b,
49
               sum => sum,
50
               cout => cout
51
             );
52
53
54
       -- sequential stimuli
55
56
      stim: process
57
        variable expected_sum : signed(7 downto 0);
58
        variable nb_errors : natural := 0;
59
        function str(v : std_logic_vector(7 downto 0)) return String is
60
        begin
61
           return integer'image(to_integer(unsigned(v)));
62
        \quad \text{end} \ ;
63
64
       begin
65
         a <= (others=>'0');
66
         b <= (others = >'0');
67
         report "running testbench for adder8b(structural)";
68
         report "waiting for asynchronous reset";
69
         wait until reset_n='1';
70
         wait_cycles(10);
         report "applying stimuli...";
72
         for i in 0 to 255 loop
73
            for j in 0 to 255 loop
74
              wait until rising_edge(clk);
75
              a <= std_logic_vector(to_unsigned(i,8));</pre>
76
              b <= std_logic_vector(to_unsigned(j,8));
77
              expected_sum := signed(a)+signed(b);
              if expected_sum /= signed(sum) then
79
                report "ERROR for sum : " & str(a) & "+" & str(b);
80
                report "expecting " & str(std_logic_vector(expected_sum)) & ". Got " & str(sum);
81
                nb_errors:=nb_errors+1;
82
```

```
83
                report "OK for sum : " & str(a) & "+" & str(b);
84
              end if;
85
            end loop;
86
         end loop;
87
         wait_cycles(100);
         a <= std_logic_vector(to_signed(45,8));
90
         b \le std_logic_vector(to_signed(-48,8));
91
         wait_cycles(100);
92
         report "end of simulation";
93
         report "number of errors detected : " & integer'image(nb_errors);
94
         running <=false;
95
         wait;
       end process;
98
    end bhv;
99
```

2 Using generate

```
library ieee;
    use ieee.std_logic_1164.all;
    architecture using_generate of adder8b is
4
      signal dummy_carry : std_logic;
      signal carry : std_logic_vector(7 downto 0);
6
    begin
7
8
      dummy_carry <= '0';</pre>
9
10
      Loop_index: for i in 0 to 7 generate
11
12
        first_stage: if i=0 generate
13
           stage_0: entity work.full_adder(logic)
           port map(
15
             a => a(i),
16
             b => b(i),
17
             cin => dummy_carry,
18
             sum => sum(i),
19
             cout => carry(i)
20
        end generate;
22
23
        other_stages: if i>0 generate
24
          state_i: entity work.full_adder(logic)
25
           port map(
26
             a => a(i),
27
```

```
b => b(i),
28
            cin => carry(i-1),
29
            sum => sum(i),
30
            cout => carry(i)
31
         );
32
        end generate;
33
34
     end generate;
35
36
     cout <= carry(7);
37
38
   end using_generate;
39
```