# Design Methodologies for Building a CTT-based Analog in-Memory Computing (iMC) Engine

Steven Moran, UCLA CHIPS (steven.moran@g.ucla.edu)

# Introduction

#### Background

• CTT analog synapses inspired by CTT-based digital eNVM solutions

#### **Milestones**


- Demonstrated analog dot-product computation in CTT array with < 3% error [1]
- Benchmarked CTT with other state-of-the-art analog devices for NN applications
- Developed CIRCUS: tool for characterizing the effect of circuit-induced errors and device non-idealities on computation


#### On-going & Future Work


- Taped out NeuroCTT 0.3 (Hardware expected ~December)
- Finalized Daughterboard + Motherboard Testing Design
- CIRCUS post-silicon validation

# or [1] S Fully Depleted Si D cations Inf as analog information Pre-PRG/Post-ERS Post-PRG After PRG1 After PRG2 After PRG2 After ERS2

# **Input & System Architecture**










# CTT-Hardware-based Inference Realistic Circuit Universal Simulator (CIRCUS)


Weights encoded as ΔV<sub>TH</sub> parameters



## **CIRCUS Flow Overview**










<sup>1</sup>Post-calibration  ${}^{2}N_{j}=\int \left(I_{BLc_{j}}-I_{BLc_{j}}\right)dt$ 


## **Net Takeways:**

- Each individual neuron has different input/output characteristics
- Encode effective weights / column
- Original Method: set weight, I<sub>D</sub>, per device
- New Method:
  - 1. Slope correction: set weight s.t. it produces a particular neuron output (e.g.  $t_{\text{PWM}}$ )
  - Offset correction: Utilize extra WLs to compensate for input offset









# Conclusions

- CIRCUS: tool for characterizing the effect of circuitinduced errors and device non-idealities on computation
- Taped-out NeuroCTT 0.3 Design (Delivery: ~Dec. 2021)
- Validate CIRCUS Simulations with silicon data & release
   Abstracted Error Model for inference & training simulations

This work was supported in part by the UCLA CHIPS consortium, the Defense Advanced Research Projects Agency (DARPA), and UC Multicampus Research Programs and Initiatives (UC-MRPI). We would like to thank GlobalFoundries and ON-Semiconductor for their support.

## References

1. X. Gu, et. al, "Charge-Trap Transistors for CMOS-Only Analog Memory," in IEEE Transactions on Electron Devices, Oct. 2019.



Samueli School of Engineering



