





**Steven Moran, UCLA CHIPS ([steven.moran@g.ucla.edu](mailto:steven.moran@g.ucla.edu))**

# Introduction

- Taped out NeuroCTT 0.3 (Hardware expected ~December)
- Finalized Daughterboard + Motherboard Testing Design
- CIRCUS post-silicon validation



- Weights encoded as  $\Delta V_{TH}$  parameters



Flowchart illustrating the proposed analysis pipeline:

- Trained Weights:**  $M \times (N+1)$  feeds into **Weight Conversion** ( $I_{INF} \leftrightarrow \Delta V_{TH}$ ).
- Weight LUT** ( $I_D \leftrightarrow \Delta V_{TH}$ ) feeds into **Weight Conversion**.
- Device Variance** (e.g. Gaussian RV) feeds into **Weight Conversion**.
- Weight Conversion** outputs **Netlists (.scs)**.
- Netlists (.scs)** and **Data Inputs<sup>3</sup>** ( $N+1$ ) feed into **Input vector file generation**.
- Input vector file generation** outputs **PWM Inputs (.vec)**.
- Netlists (.scs)** and **PWM Inputs (.vec)** feed into **¹Spectre Simulation**.
- ¹Spectre Simulation** outputs **SIM Outputs (.raw)** to **²OCEAN Analysis**.
- ²OCEAN Analysis** outputs **Analysis Outputs (.txt)**.
- Run file (python)** feeds into **¹Spectre Simulation** (labeled **Invoke**) and **²OCEAN Analysis** (labeled **Generate analysis script (.ocn) & Invoke**).



**Mathematical Formulas:**

- $\Delta t_{PWM}$
- $Q_{DIFF} = \int (I_{BLE} - I_{BLC}) dt$





**Validation:**  $\Delta t_{PWM} \sim Q_{DIFF}$

**Footnotes:**

- <sup>1</sup>Cadence Spectre: SPICE circuit simulator
- <sup>2</sup>Cadence OCEAN: Open Command Environment for Analysis
- <sup>3</sup>Includes neuron bias input

<sup>1</sup>Post-calibration  
<sup>2</sup> $N_j = \int (I_{BLC_j} - I_{BLC_j}) dt$ 

- Each individual neuron has different input/output characteristics
- Encode effective weights / column
  - Original Method: set weight,  $I_D$ , per device
  - New Method:
    1. **Slope correction**: set weight s.t. it produces a particular neuron output (e.g.  $\tau_{VMN}$ )
    2. **Offset correction**: Utilize extra WLS to compensate for input offset



- CIRCUS: tool for characterizing the effect of circuit-induced errors and device non-idealities on computation
- Taped-out NeuroCTT 0.3 Design (Delivery: ~Dec. 2021)
- Validate CIRCUS Simulations with silicon data & release Abstracted Error Model for inference & training simulations

*This work was supported in part by the UCLA CHIPS consortium, the Defense Advanced Research Projects Agency (DARPA), and UC Multicampus Research Programs and Initiatives (UC-MRPI). We would like to thank GlobalFoundries and ON-Semiconductor for their support.*

1. X. Gu, *et. al*, "Charge-Trap Transistors for CMOS-Only Analog Memory," in IEEE Transactions on Electron Devices, Oct. 2019.