


State Design (Sort Step Selector)

state	Description
S ₀	Reset / Wait to start sort
S ₁	Compare R ₃ and R ₂ ; Pass 1
S ₂	Compare R ₂ and R ₁ ; Pass 2
S ₃	Compare R ₃ and R ₂ ; Pass 2
S ₄	Compare R ₁ and R ₀ ; Pass 3
S ₅	Compare R ₂ and R ₁ ; Pass 3
S ₆	Compare R ₃ and R ₂ ; Pass 3



state	Next state		C ₁ C ₀	
	st=0	st=1		
S ₀	S ₀	S ₁	0	0
S ₁	S ₂	S ₂	0	1
S ₂	S ₃	S ₃	1	0
S ₃	S ₄	S ₄	0	1
S ₄	S ₅	S ₅	1	1
S ₅	S ₆	S ₆	1	0
S ₆	S ₀	S ₀	0	1

State Assignments

①

state	Next state		C ₁ C ₀	
	st=0	st=1		
S ₀	S ₀	S ₁	0	0
S ₆	S ₀	S ₀	0	1
S ₁	S ₂	S ₂	0	1
S ₂	S ₃	S ₃	1	0
S ₃	S ₄	S ₄	0	1
S ₄	S ₅	S ₅	1	1
S ₅	S ₆	S ₆	1	0

②

state	Next state		C ₁ C ₀	
	st=0	st=1		
S ₁	S ₂	S ₂	0	1
S ₀	S ₀	S ₁	0	0
S ₆	S ₀	S ₀	0	1
S ₂	S ₃	S ₃	1	0
S ₃	S ₄	S ₄	0	1
S ₄	S ₅	S ₅	1	1
S ₅	S ₆	S ₆	1	0

③

$D_2 D_1 D_0$	state	Next state		$C_1 C_0$	
		$st=0$	$st=1$		
000	S_1	S_2	S_2	0	1
001	S_0	S_0	S_1	0	0
011	S_6	S_0	S_0	0	1
010	S_3	S_4	S_4	0	1
110	S_4	S_5	S_5	1	1
111	S_2	S_3	S_3	1	0
101	S_5	S_6	S_6	1	0

		D_2^+			
$D_1 D_0$	$st D_2$	00	01	11	10
		1	x	x	1
00	0	0	0	0	0
01	0	0	0	0	0
11	0	0	0	0	0
10	0	1	1	1	1

$$D_2^+ = D_0^1$$

		D_1^+			
$D_1 D_0$	$st D_2$	00	01	11	10
		1	x	x	1
00	0	1	1	1	1
01	0	1	1	1	1
11	0	1	1	1	1
10	0	1	1	1	1

$$D_1^+ = D_2^1 D_0^1 + D_2 D_0$$

		D_0^+			
$D_1 D_0$	$st D_2$	00	01	11	10
		1	x	x	1
00	0	1	1	1	1
01	0	1	1	1	1
11	0	1	1	1	1
10	0	1	1	1	1

$$D_0^+ = (S_1^1 + D_2 + D_1 + D_0^1)(D_2^1 + D_1^1 + D_0^1)(D_2 + D_1^1 + D_0)$$

		C_1	
$D_1 D_0$	D_2	0	1
		0	x
00	0	0	1
01	0	0	1
11	0	0	1
10	0	0	1

$$C_1 = D_2$$


		C_0	
$D_1 D_0$	D_2	0	1
		1	x
00	0	1	1
01	0	1	1
11	0	1	1
10	0	1	1

$$C_0 = D_0^1 + D_2^1 D_1$$

State Design (Comparator)

State	Description
S_0	Reset, $X = Y$
S_1	$X < Y$
S_2	$X > Y$



Occurs for each bit
in the 8-bit registers



State	Next State (RX_iY_i)						Output
S_i	000	001	010	011	1xx		G
S_0	S_0	S_1	S_2	S_0	S_0		0
S_1	S_1	S_1	S_1	S_1	S_0		0
S_2	S_2	S_2	S_2	S_2	S_0		1

State Assignments

$D_i D_0$	State	Next State (RX_iY_i)						Output
	S_i	000	001	010	011	1xx		G
00	S_1	S_1	S_1	S_1	S_1	S_0		0
01	S_0	S_0	S_1	S_2	S_0	S_0		0
11	S_2	S_2	S_2	S_2	S_2	S_0		1




$$\begin{array}{c}
 \underline{G} \\
 \begin{array}{c|cc}
 & D_1 & 0 & 1 \\
 \hline
 D_1 & 0 & 0 & 1 \\
 0 & 0 & 0 & 1 \\
 1 & 0 & 0 & 1
 \end{array}
 \end{array}$$

$G = D_1$

State Design (Comparator Bit Selector)

State	Description
S_0	Reset / Compare X_7
S_1	Compare X_6
S_2	Compare X_5
S_3	Compare X_4
S_4	Compare X_3
S_5	Compare X_2
S_6	Compare X_1
S_7	Compare X_0

$$X = X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0$$



state	Next state		R
	$st=0$	$st=1$	
S_0	S_0	S_1	1
S_1	S_2	S_2	0
S_2	S_3	S_3	0
S_3	S_4	S_4	0
S_4	S_5	S_5	0
S_5	S_6	S_6	0
S_6	S_7	S_7	0
S_7	S_0	S_0	0

State Assignments

$D_2 D_1 D_0$	state	Next state		R
		$st=0$	$st=1$	
0 0 0	S_1	S_2	S_2	0
0 0 1	S_2	S_3	S_3	0
0 1 1	S_3	S_4	S_4	0
0 1 0	S_4	S_5	S_5	0
1 1 0	S_5	S_6	S_6	0
1 1 1	S_6	S_7	S_7	0
1 0 1	S_7	S_0	S_0	0
1 0 0	S_0	S_0	S_1	1

		R	
		0	1
$D_1 D_0$	0 0	0	1
	0 1	0	0
	1 1	0	0
	1 0	0	0

$$R = D_2 D_1' D_0'$$

		<u>D_2^+</u>			
		$st D_2$			
D_1, D_0		00	01	11	10
00		0	1	0	0
01		0	1	1	0
11		0	1	1	0
10		1	1	1	1

$$D_2^+ = D_1 D_0' + D_2 D_0 + st' D_2$$

		<u>D_1^+</u>			
		$st D_1$			
D_1, D_0		00	01	11	10
00		0	0	0	0
01		1	0	0	1
11		1	0	0	1
10		1	1	1	1

$$D_1^+ = D_1 D_0' + D_2' D_0$$

		<u>D_0^+</u>			
		$st D_0$			
D_1, D_0		00	01	11	10
00		1	0	0	1
01		1	0	0	1
11		0	1	1	0
10		0	1	1	0

$$D_0^+ = D_2 D_1 + D_2' D_1'$$