
Block Diagram

Name: Jon Case



$$\frac{C_{ompara}+or}{\downarrow\downarrow\downarrow}$$

$$\downarrow\downarrow\downarrow$$

$$\downarrow\downarrow$$

State Design (Sort Step Selector)

State	Description				St C, Co	<u>,</u>
So	Reset / Wait	o start sor	·†		×_((5.)
Sı	Compare R. an				(Se)	$\left(\frac{S_1}{01}\right)$
ς,	Compare R. an	R ; Pass	1		_	
53	Compare R, an		2		×7	\mathcal{V}_{\star}
54	Compare Ri an	Ro; Pass	3		(Ss	(52)
Ss	Compare R2 an	J R. : Pass	3		10	10
S ₆	Compare R, an	,			1	./ ⋆
	1	· (\1)			(Sy	(- (53)
	, Next St	ate i				/ × OI
State	S+=0	St= I	C_{1}	ر.		
So	.2	5,	0	0		
Si	5 2	5 2	ا ا	Ī		
ς,	٥,	<u> </u>] [0		
53	S ₄	5 ₄	0	ı		
54	S 4	5 q 5 g		i		
Ss	S ₆	۶ ₆		0		
S _e	S.	٠ ٠		I		

	State A	isighment	٦-
(1)			
State	Next S St=0	tate St=1	C, C.
۶۰ ۶ _۲ کړ	ه ک	S 1	0 0
/	S.	١.	0 [
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	S 2	5 2	0 1
ζ,	S ₃	53	10
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	S 4	Sų	0 1
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\$ 5	S ₅	1
	Sc	٥¢	1 1 0
(1)	Next St	ate 1	
State	S+=0	Stel	C _L C _o
۱۶۱	S ₂	5 2	0
S _o	ه ک	5 ,	0 0
(S _c	S.	٥.	0 [
ζ,	ζ,	5 3	10
S,	S 4	Sц	0
۶ ₄ 5	S 5	S ₅	1 1
ا ود	S،	2 ^c	1 ()


3		Nex+ S	tale .		
0,0,0,	State	\$\frac{1}{5\frac{1}{5}} = 0	Stel	C_1	ر.
000	Sı	5 2	5,	0	$\overline{}$
001	50	2 -	S ,	Ŏ	0
011	Sو	S.	5.	0	1
010	S ₃	S 4	Sų		i
llo	S4	5 5	S ₅	1	i
111	ζ,	٥,	53	1	0
[0]	72	Sc	Sc		0

	_D, *
D, D ₀ 00 01 11 10 0 0 0 0 0 0 0 0 0 0 0 0 0	D, D ₀ 00 01 11 10 0 0 1
$D_{2}^{\dagger} = O_{0}^{\dagger}$	$D_{i}^{+} = D_{i}^{+} D_{o}^{+} + D_{i} D_{o}^{-}$

State Design (Comparator)

s tate	Description
5 .	Reset, $\times = \times$
١ ک	×·γ
5 2	\times \rangle \rangle


Occurs for each bit in the 8-bit registers





State) Ne	x+ 5-	tate 1	(RXiyi Oli) (Output
<u> </u>	000	100	010	011	IXX	G
٥ ک	So	5,	5,	So	٥,	0
١	S۱	٢,	5,	51	Sa	0
52	5.	ζ,	ر د	52	S.	1

State Assignments

_D, D.	State) N∈	001	tate ((RX; y;) 1××	Output G
00	۱ ک	S۱	٢,	5,	S ₁	5.	0
01	ی ک	So	5,	5 2	ς.	٥,	0
()	52	S.	ζ	ر ⁵	52	S.	I







State Design (Comparator Bit Selector)

State	Description	X = X, X ₆ X ₅ X ₄ X, X ₂ X ₁ X ₀
S.	Reset / Compare X2	V
S,	Compare X6	s+
52	Compare Xs	R ×_ (5.)
53	Compare X4	(5,7)
54	Compare X3	×7
55	Compare X2	() ×
56	Compare X1	$\left(\frac{S_6}{2}\right)$
S ₇	Compare Xo	
J		$\left(\frac{\zeta_{s}}{o}\right)$
		(54) (-53)

	, Next	state 1	Б
State	St=0	Stel	R
So	۵ ک	5,	1
Si	5 2	5 2	O
5,	٥,	5 3	0
53	S 4	Sų	0
S 4	S 5	S ₅	O
Ss	S،	۲°	0
Sç	S,	57	0
57	S.	5.	0

State Assignments

		, Next St	ate 1	_		
D2 D, D.	State	St=0	5+=1	K		מ
0 0 0	Sı	5 2	5 2	0	0	
001	5,	٥,	53	0	D_1D_2	0
0	S 3	Sų	Sų	0	0 0	0
0 1 0	5 ۱	۵ 5	S ₅	O	υl	0 0
110	25	S،	۲°	0	1.1	0 0
1 1 1	S۶	5,	57	0	10	0 0
0	57	٥.	5.	O	'n	U U, V)
100	So	۵ ک	5 ر] [戌 ≃	D D' D',

