





Shadow FLASH Select Logic




System Clock




SRAM









FLASH



I/O port decode




GP Input




PC Parallel Compatible


Z80 Pins Breakout




GP Output





Printer Data



CON



AUX



Copyright (C) 2021 John Winans
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.
If you choose to manufacture products based on this design, please notify me (see license section 4.2) via john@winans.org
Sheet: /
File: 2063-Z80.sch
Title: Z80 Retro Board
Size: B Date: 2021-09-04 Rev: 3
KiCad E.D.A. kicad 5.1.5+dfsg1-2build2 Id: 1/1