

Version: 1.6

TECHNICAL SPECIFICATION

MODEL NO.: PA050XS1

Customer's Confirmation	
Customer	
Date	
By	
	☐PVI's Confirmation
	Confirmed By
	Prepared By

This technical specification is subject to change without notice. Please return 1 copy with your signature on this page for approval.

FOR MORE INFORMATION:

http://www.AZDISPLAYS.com

75 COLUMBIA, ALISO VIEJO, CA, 92656

Date: Jul. 15, 2004

AZ DISPLAYS, INC.



TECHNICAL SPECIFICATION

CONTENTS

NO.	ITEM	PAGE
1	Cover (PA050XS1)	1
1	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	7
7	Absolute Maximum Ratings	8
8	Electrical Characteristics	8
9	Power On Sequence	18
10	Optical Characteristics	18
11	Handling Cautions	22
12	Reliability Test	23
13	Indication of Lot Number Label	23
14	Block Diagram	24
15	Packing	25
-	Revision History	26





1. Application

This technical specification applies to 5" color TFT-LCD module, PA050XS1. The applications of the panel are car TV, portable DVD, GPS, multimedia applications and others AV system..

2. Features

- . Compatible with NTSC & PAL system
- . Pixel in stripe configuration
- . Slim and compact
- . Image Reversion : Up/Down and Left/Right


3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	5 (diagonal)	inch
Display Format	960×234	dot
Active Area	102.72(H)× 74.53(V)	mm
Dot Pitch	0.107 (H)× 0.319 (V)	mm
Pixel Configuration	Stripe	
Outline Dimension	119.3(W)× 91.4(H)× 7.5(D)(typ.)	mm
Surface Treatment	Anti - Glare	
Weight	124±5	g





4. Mechanical Drawing of TFT-LCD Module





5. Input / Output Terminals

TFT-LCD Module Connector

FPC Down Connect, 30Pins, Pitch: 0.5 mm


Pin No	Symbol	I/O	Description	Remark
1	DIO1	I/O	Vertical start pulse	Note 5 – 5
2	CPV	I	Shift clock for gate driver	
3	VGL	I	Power for gate driver (AC voltage)	Note 5 - 1
4	NC	-	No connection	
5	VEE	I	Negative power for gate driver (DC voltage)	Note 5 - 2
6	NC	-	No connection	
7	XOE	I	Output enable for gate driver	
8	VSS	-	Ground for digital circuit	
9	VCC	I	Supply voltage for logic control circuit for gate driver	Note 5 - 3
10	NC	-	No connection	
11	VGH	I	Positive power for gate driver	Note 5 - 4
12	NC	-	No connection	
13	U/D	I	Up/Down control for gate driver	Note 5 – 5
14	DIO2	I/O	Vertical start pulse	Note 5 – 5
15	VCOM	I	Common electrode voltage	Note 5 – 1
16	STH1	I/O	Start pulse for source driver	Note 5 – 5
17	VDD1	I	Supply power for digital circuit	Note 5 – 3
18	VSS1	-	Ground for digital circuit	
19	VDD2	I	Supply power for analog circuit	Note 5 − 3
20	VSS2	-	Ground for analog circuit	
21	R/L	I	Left/Right control for source driver	Note 5 – 5
22	VR	I	Video input R	Note 5 – 1
23	VG	I	Video input G	Note 5 – 1
24	VB	I	Video input B	Note 5 – 1
25	CPH1	I	Sampling and shift clock for source driver	
26	CPH2	I	Sampling and shift clock for source driver	
27	СРН3	I	Sampling and shift clock for source driver	
28	STH2	I/O	Start pulse for source driver	Note 5 – 5
29	OEH	I	Output enable for source driver	
30	NC	-	No connection	

Note $5 - 1 : V_{COM} = 6V_{PP}$.



Phase of the video signal input and V_{COM}

The relation between these values could refer to 8-1 Operating condition.



Liquid crystal transmission of the video signal input, V_{COM} and timing

	V _{COM}		
	H Level	L Level	
Video Signal Input Maximum	Black	White	
Video Signal Input Minimum	White	Black	

White: maximum transmission / Black: minimum transmission

Note $5 - 2 : V_{EE} = -15V$ (Typ.).

Note 5 - 3: V_{DD1} , $V_{CC} = +3.3V$, $V_{DD2} = +5V$ (Typ.)

Note $5 - 4 : V_{GH} = +17V \text{ (Typ.)}.$

Note 5 - 5: STH1, STH2 and R/L mode

R/L	STH1	STH2	Remark
High(VDD)	Input	Output	Left to Right
Low(0 Volt.)	Output	Input	Right to Left




STV1, STV2, and U/D mode


U/D	DIO1	DIO2	Remark
High(VDD)	Input	Output	Down to Up
Low(0 Volt.)	Output	Input	Up to Down

U/D(PIN 13)=High R/L(PIN 21)=High

U/D(PIN 13)=Low R/L(PIN 21)=Low



6. Pixel Arrangement and input connector pin NO.





7. Absolute Maximum Ratings:

The followings are maximum values, which if exceeded, may cause faulty operation or damage to the unit.

GND = 0 V, Ta = 25 °C

Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage For Source Driver		V_{DD2}	-0.3	+5.8	V	
		V_{DD1}	-0.3	+7.0	V	
		V_{CC}	-0.3	+6.0	V	
Supply Voltage For Gate Driver		V_{GH} - V_{EE}	-0.3	+40.0	V	
	H Level	V_{GH}	-0.3	+25.0	V	
	L Level	V _{EE}	-16	+0.3	V	
Analog Signal Input Level	V_R, V_G, V_B	-0.2	V _{DD1} +0.2	V	Note 7-1	
Storage Temperature			-30	+80	$^{\circ}\!\mathbb{C}$	
Operation Temperature			-20	+70	$^{\circ}\!\mathbb{C}$	Note 7-2

Notes 7-1 : Analog Input Voltage means V_R, V_G, V_B .

Notes 7-2 : Operating Temperature define that contrast, response time, other display optical character are Ta=+25.

8. Electrical Characteristics


8-1) Operating Condition

Parameter	Symbol	MIN.	Тур.	MAX.	Unit	Remark	
Supply Voltage For Source	Analog	V_{DD2}	+4.5	+5.0	+5.5	V	
Driver	Logic	V_{DD1}	+3.0	+3.3	+3.6	V	
	H level	V_{GH}	+15	+17	+19	V	
	L level	V _{GL DC}	-13	-12	-11	V	DC Component of V _{GL}
Supply Voltage For Gate Driver		V _{GL AC}		+6.0		V _{P-P}	AC Component
	Logic	V _{CC}	+3.0	+3.3	+3.6	V	
Analog Signal input Level	Amplitu		+0.3		Vcc-0.3	V	
Digital input voltage	H level	V _{IH}	0.7 VDD1	-	V _{DD1}	V	
Digital input voltage	L level	V _{IL}	-0.3	-	0.3 VDD1	V	
Digital output voltage	H level	V _{OH}	0.7 V _{DD1}	-	V _{DD1}	V	
Digital output voltage	L level	V_{OL}	-0.3	-	0.3 V _{DD1}	V	
V	V _{COM AC}	-	+6.0	-	V _{P-P}	AC Component of V _{COM}	
V _{COM}	V _{COM DC}	1.3	1.5	1.7	\/	DC Component of V _{COM} Note 8-1	

Note 8-1 : PVI strongly suggests that the $V_{\text{COM DC}}$ level shall be adjustable , and the adjustable level range is $1.5\text{V}\pm1\text{V}$, every module's $V_{\text{COM DC}}$ level shall be carefully adjusted to show a best image performance.



Note 8-2: Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale



8-2) Current Consumption (GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Communication Designation	I_{GH}	$V_{GH}=+17V$	-	0.08	0.12	mA	
	I_{GL}	$V_{GL}=-12V$	-	1.57	2.35	mA	V _{GL} center voltage
	I_{CC}	$V_{CC} = +3.3V$	-	0.1	0.15	mA	
Current for Driver	I_{DD1}	$V_{DD1} = +3.3V$	-	1.2	3.0	mA	
	I_{EE}	V_{EE} =-15V	-	0.1	0.15	mA	
	I_{DD2}	$V_{DD2}=5V$	-	7.0	10.0	mA	

8-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
2	VL2	Input terminal (Low voltage side)	Note 8-3

Note 8-3: Low voltage side of backlight inverter connects with Ground of inverter circuits.

Ta= 25 ℃

						1a- 23 C
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V_{L}	392	436	480	Vrms	
Lamp current	I_{L}	3	6	8	mA	Note 8-4
Lamp frequency	$P_{\rm L}$	40	43	80	KHz	Note 8-5
Kick-off voltage(25°ℂ)	Vs	-	-	890	Vrms	Note 8-6
Kick-off voltage(0° C)	Vs	-	-	1180	Vrms	Note 8-6

- Note 8-4: In order to satisfy the quality of B/L, no matter use what kind of inverter, the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L.
- Note 8-5: The waveform of lamp driving voltage should be as closed to a perfect SIN wave as possible.
- Note 8-6: This value is not output voltage of inverter.

 The voltage of inverter must larger than the starting voltage.



PA050XS1

Power Consumption Ta= 25 $^{\circ}$ C

Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption			60.0	mW	Note 8-7
Backlight Lamp Power Consumption			2.62	W	Note 8-8
Total Power Consumption			2.68	W	

Note 8-7: The power consumption for backlight is not included.

Note 8-8 : Backlight lamp power consumption is calculated by $I_L \times V_L$.

8-4) Input / Output Connector

1. Backlight Connector JST BHR-02VS-1, Pin No. : 2, Pitch : 3.5 mm

8-5) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Remark
Rising time	1	IVIIII.	1 yp.	10	ns	
Falling time	$t_{\rm r}$		-	10	ns	
High and low level pulse width		147	156	166	ns	CPH1
CPH pulse duty	t _{CPH}	30	50	70	%	CPH1
STH setup time	t _{CWH}	20	-	-	ns	STH1,STH2
STH hold time	t _{SUH}	20			ns	STH1,STH2
STH hold time STH pulse width	t _{HDH}	-	1	-		STH1,STH2 STH1,STH2
•	t _{STH}	- (1.5		-	t _{CPH}	
STH period	t_{H}	61.5	63.5	65.5	μ s	STH1,STH2
OEH pulse width	t_{OEH}	-	1.6	-	μ s	OEH
Sample and hold disable time	t_{DIS1}	-	4.4	-	μ s	
OEV pulse width	t_{OEV}	-	12	-	μ s	XOE
CKV pulse width	t_{CKV}	-	32	-	μ s	CPV
Clean enable time	$t_{ m DIS2}$	-	6	-	μ s	
Horizontal display timing range	t_{DH}	-	960	-	$t_{CPH}/3$	
STV setup time	$t_{ m SUV}$	400	-	-	ns	DIO1,DIO2
STV hold time	$t_{ m HDV}$	400	-	-	ns	DIO1,DIO2
STV pulse width	t_{STV}	-	-	1	t_{H}	DIO1,DIO2
Horizontal lines per field	t_{V}	256	262	268	t_{H}	
Vertical display start	$t_{ m SV}$		3	-	t_{H}	
Vertical display timing range	t_{DV}		234	-	t_{H}	
VCOM rising time	t_{rCOM}		-	5	μ s	
VCOM falling time	t_{fCOM}		-	5	μ s	
VCOM delay time	t_{DCOM}		-	3	μ s	
RGB delay time	t_{DRGB}		-	1	μ s	









Fig. 8-2 Horizontal display timing range




The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:12











The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:15





The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:16






The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd.PAGE:17



9. Power On Sequence



- 1) 10ms≦T1<T2
- 2) 0ms<T3≦T4≦10ms


10. Optical Characteristics

10-1) Specification:

 $Ta = 25^{\circ}C$

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remarks
Viewing	Horizontal	θ 21, θ 22		45	50		deg	Note 10-1
	Vertical	θ 11	CR≧10	30	35		deg	Note 10-1
Angle		θ 12		10	15		deg	Note 10-1
Contrast Ratio		CR	At optimized	200	350			Note 10-2
			Viewing angle					
Response time	Rise	Tr	$\theta = 0^{\circ}$		15	30	ms	Note 10-4
Response time	Fall	Tf			30	50	ms	
Transmission Ratio				8.0	8.5		%	
Uniformity		U		70	80		%	Note 10-5
Brightness				350	400		cd/m²	Note 10-3
White		х	$\theta = 0^{\circ}$	0.270	0.300	0.330		Note 10-3
Chromaticity		у	$\theta = 0^{\circ}$	0.320	0.350	0.380		
Lamp Life Time			+25°C		30,000		Hr	

Note 10-1: The definitions of viewing angles




Luminance when Testing point is White Note 10-2 : CR =Luminance when Testing point is Black

(Testing configuration see 10-2)

Contrast Ratio is measured in optimum common electrode voltage.

Note 10-3: Topcon BM-7(fast) luminance meter 2° field of view is used in the testing (after 20~30 minutes operation). Lamp Current 6mA

Note 10-4: The definition of response time:





Note 10-5: The uniformity of LCD is defined as

 $U = \frac{\text{The Minimum Brightness of the 9 testing Points}}{\text{The Minimum Brightness of the 9 testing Points}}$

The Maximum Brightness of the 9 testing Points


Luminance meter: BM-5A or BM-7 fast(TOPCON)

Measurement distance: 500 mm +/- 50 mm

Ambient illumination : < 1 Lux

Measuring direction: Perpendicular to the surface of module


The test pattern is white (Gray Level 63).






10-2) Testing configuration

Vw=1.3V + /- 0.2V







11. Handling Cautions

- 11-1) Mounting of module
 - a) Please power off the module when you connect the input/output connector.
 - b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1. The noise from the backlight unit will increase.
 - 2. The output from inverter circuit will be unstable.
 - 3. In some cases a part of module will heat.
 - c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
 - d) Protective film (Laminator) is applied on surface to protect it against scratches and dirts. It is recommended to peel off the laminator before use and taking care of static electricity.

11-2) Precautions in mounting

- a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
- b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
- c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
- d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.

11-3) Adjusting module

- a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
- b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.

11-4) Others

- a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours
- b) Store the module at a room temperature place.
- c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
- d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
- e) Observe all other precautionary requirements in handling general electronic components.
- f) Please adjust the voltage of common electrode as material of attachment by 1 module.



12. Reliability Test

No	Test Item	Test Condition		
1	High Temperature Storage Test	$Ta = +80^{\circ}C$, 240 hrs		
2	Low Temperature Storage Test	$Ta = -30^{\circ}C$, 240 hrs		
3	High Temperature Operation Test	$Ta = +70^{\circ}C$, 240 hrs		
4	Low Temperature Operation Test	$Ta = -20^{\circ}C$, 240 hrs		
5	High Temperature & High Humidity Operation Test	$Ta = +60^{\circ}C$, 90%RH, 240 hrs		
6	Thermal Cycling Test	$-25^{\circ}\text{C} \rightarrow +70^{\circ}\text{C}$, 200 Cycles		
0	(non-operating)	30 min 30 min		
		Frequency : $10 \sim 55 \text{ Hz}$		
7	Vibration Test	Amplitude: 1.5 mm		
,	(non-operating)	Sweep time: 11 mins		
		Test Period : 6 Cycles for each direction of X, Y, Z		
	Shook Tost	100G, 6ms		
8	Shock Test (non-operating)	Direction: $\pm X$, $\pm Y$, $\pm Z$		
		Cycle: 3 times		
9	Electrophylic Dischause Total	200pF, 0Ω		
	Electrostatic Discharge Test	±200V		
	(non-operating)	1 time / each terminal		


Ta: ambient temperature

[Criteria]

Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.

13. Indication of Lot Number Label

1. Indicated contents of the label



Contents of lot number : 1_{st} ~ 3_{rd} —The OEM product


 5_{th} —Production year : 1999 \Rightarrow 9, 2000 \Rightarrow A, 2001 \Rightarrow B......

6_{th}—Production month: 1, 2, 3,....9, A, B, C

 7_{th} ~8_{th}—Production size : 5" ⇒50 9_{th} ~10_{th}— Serial numbers : 01~99




14. Block Diagram





15. Packing





PA050XS1

Revision History

Rev.	Issued Date	Revised Contents
0.1	Jan. 20, 2003	NEW
1.0	Mar. 19, 2003	Page 3: Update Mechanical Specifications(Weight)
		Page 8: Modify Current Consumption
		Page 23: Modify Reliability Test(HTHH Condition)
		Page 25 : Add Packing
1.1	Jul. 29, 2003	Page 8 : Modify Electrical Characteristics
		Page 9: Modify Current Consumption
1.2	Aug. 29, 2003	Page 4: Modify Mechanical Drawing of TFT-LCD Module
1.3	Sep. 19, 2003	Page 9: Modify Current Consumption & Power Consumption
1.4	Nov. 24, 2003	Page 7: Add U/D and DIO1/2 Definition
		Page 20: Modify Optical Characteristics
		(Contrast Ratio Min. from 110 to 200 & Typ. from 150 to 350)
1.5	Jun. 28, 2004	Page 10: Modify Backlight Connector Pitch from 4 to 3.5 mm
1.6	Jul. 15, 2004	Page 4: Update Mechanical Drawing of TFT-LCD Module (Add
		Ground Wire)