Lab 1 Report

Name:	
UT eID:	
Section:	
Problem No:	

Checklist:

- 1. Truth Table
- 2. Logic Minimization using Boolean algebra
- 3. Hand drawn circuit
- 4. Screen shot of the Simuaid circuit
- 5. The actual circuit file