














Title		
Size	Number	Revision
A4		
Date:	5/09/2023	Sheet of
File:	C:\Users\...\PRUEBA.SchDoc	Drawn By:











## Design Rules Verification Report

Filename : C:\Users\57310\Desktop\Altium Designer Proyectos\PRUEBA\_ESP32-S2\_8232\

Warnings 0

Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=4.5mil) (All),(All)	0
Short-Circuit Constraint (Allowed=Yes) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=10mil) (Max=30mil) (Preferred=10mil) (All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air	0
Hole Size Constraint (Min=1mil) (Max=150mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=2.953mil) (All),(All)	0
Silk To Solder Mask (Clearance=2.953mil) (IsPad),(All)	0
Silk to Silk (Clearance=10mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
Room PRUEBA (Bounding Region = (1115mil, 1310mil, 2870mil, 3405mil)	0
Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All)	0
Total	0