# Overview

30 September 2019 11:32

## **Course Homepage**

https://intranet.ee.ic.ac.uk/t.clarke/ee2lab/ https://intranet.ee.ic.ac.uk/intranet/labweb/ http://www.ee.ic.ac.uk/pcheung/teaching/E2 Experiment/

## **Timetable**

Screen clipping taken: 30/09/2019 11:35

## Aims:

The laboratory course aims to introduce you to best practice in experimental work, while supporting the lecture courses and giving practical exposure to real systems.

# **Learning Outcomes:**

You will learn to use test equipment with accuracy and confidence, while deepening your understanding of the taught material by gaining practical insight and skills.

# Syllabus:

Hardware experiments in Communications, Control, uP A/D & D/A. Software experiments in Signal processing & Communications (MATLAB).

 $\label{lem:content} \textbf{From} < \underline{\texttt{http://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{t4/course}\_\texttt{content.asp?c=EE2-ILABE\&s=I2\#start} > \underline{\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{t4/course}\_\texttt{content.asp?c=EE2-ILABE\&s=I2\#start} > \underline{\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}\_\texttt{tartp://intranet.ee.ic.ac.uk/electricalengineering/eecourses}$ 

## Veri lab

19 November 2019 11:30

Declare all inputs/outputs in module, name the module the same as file name

Declare all the things in module as input/output, any variables declare as reg, and things you want constant declare as parameters. Parameters allow you to generalise your module blocks to be reused with a different specification, defparam can be used to override the parameter initialisation.

If enable is set, then count increments on the rising edge of clock. You do not need to reset count, as it will roll over to 0 when it increments past its bit width.

Changed BIT\_SZ to 16 so that the counter now counts up to 16 not 8.

In the always block, added 'if reset == 0' to provide resetting functionality. This is synchronous, if it was in the sensitivity list as well as the clock it would be asynchronous.

In the top level function we edit the previous code by making the binary BCD by calling the new module bin2bcd\_10  $\,$ 

The 7 seg modules are called like before

We change the hex to 7seg file so that it only goes 0-9

Each module is called and the wires connect them together

 ${\tt KEY[0]} \ is \ reset, and \ is \ inverted \ (using ~) \ before \ entering \ the \ counter \ module \ to \ meet \ the \ specifications \ required.$ 

This is 4bit LFSR so repeats every 2<sup>n</sup>-1 = 15 cycles

This is the code for the  ${\rm X}^7$  LFSR

XOR gate makes a random sequence (repeating every  $\mathbf{2}^7$  -  $\mathbf{1}$  cycles)

{} mean concatenation (what does this mean?)

To make the LFSR from  $X^4$  to 1+ X+  $X^7$  we change what is XOR to the first and last registers, and then change the number of registers to 7

Output = high, Count until data in, at which point set output = low this produces a signal with high's based on b

Declares the I/O
Defines the I/O
Calls the pwm module

DAC\_SCK

DAC\_SDI

TP8

TP5

The signals are the same, so that shows that it doesn't matter whether we use pwm or the DAC, it gives the same result.

TP9


TP5

FIFO can be used to implement constant delay

To attenuate by 0.5, it is dividing by 2, so shift right by 1.

# Part 1

Block diagram of the DE1-SOC board:



Ex1: Boolean equation for out[4] = /in3\*in0 + /in3\*in2\*/in1 + /in2\*/in1\*in0


# Using the graphic editor:

Clicking on the gate icon or workspace allows you to place gates, click on the gates legs and move the cursor to add wires. Once schematic for a block section is finished create a symbol for it in create/update.

Create a top level file to indicate how the I/O of the chip should interact with your design.

## To program FPGA:

- Analysis and Elaboration
- 2. Compilation
- 3. Program the FPGA
  - a. tools -> programmer
  - b. Hardware setup -> DE-SOC
  - c. Auto detect -> 5SC... -> delete SOC -> add files -> output files -> select file.



Screen clipping taken: 04/12/2019 15:16

Analysis & Synthesis optimises the design considering the specific logic. It checks for logical completeness and checks for syntax errors (spelling, incorrect port names etc). It optimises the design for the specific device used. It uses algorithms to minimise gate count and redundant logic, as well as use the device architecture as efficiently as possible. It creates state assignments for state machines and reduces resources used. It then maps combinational resources to individual cell-sized logic units. Builds a database that integrates all the design files in the design. Creates a register level model of design for RTL simulation.

Analyse current file: To check current file for syntax and semantics errors.

Analysis and elaboration: Partially compiles the current design.

Pin assignments can be done inside the pin planner, or in the .qsf file.  $% \label{eq:pin} % \label{eq:pin}$ 

Set\_instance\_assignment -name //SomeName// "3.3-V LVTTL" -to HEX0[4]

Defines the voltage

 $Set\_location\_assignment /\!/PIN \ NAME /\!/ -to \ HEXO[4]$ 

Defines the pin location of HEX0[4] to pin name.


In order to compile we need to assign pins so that Quartus knows which signal to connect to which pin on FPGA.

## Top level specification:

Can be the .bdf file or .v Verilog file.


Compilation generates a .sof file. It uses the Analysis & synthesis, Fitter, Assembler, Design Assistant and Timing Analyser to create a programming file (a file that programs the board).

The first experiment involved programming a 7 segment display decoder using schematic capture on Quartus. The following are timing analyser reports at different temperatures:



Propagation Delay: Reports longest delay in nanoseconds between the edges of a signal propagating from an input port to an output port. a. RR shows the longest delay measured from rising edge to rising edge b. RF shows the longest delay measured from rising edge to falling edge c. FR shows the longest delay measured from falling edge to rising edge d. FF shows the longest delay measured from falling edge to falling edge Note that, in the propagation delay the highest delay (Worst-Case) is important

The Rise and fall times seem to be generally longer at 85 degrees than 0 degrees because of more power wastage at higher temperatures.



Here we can see only 11 pins and 4 ALUs are used due to optimisation that the software provides.

#### Exercise 2

In this experiment, we Verilog hardware description language to implement the 7 segment decoder. Hex to 7 seg module

```
module hex_to_7seg (out,in);
       output [6:0] out; //low-active output
       input [3:0] in; //4-bit binary input
       reg [6:0] out;
       always @ (*)
               case (in)
               4'h0: out = 7'b1000000;
               4'h1: out = 7'b1111001;
               4'h2: out = 7'b0100100;
               4'h3: out = 7'b0110000;
               4'h4: out = 7'b0011001;
               4'h5: out = 7'b0010010;
               4'h6: out = 7'b0000010;
               4'h7: out = 7'b1111000;
               4'h8: out = 7'b00000000;
               4'h9: out = 7'b0011000;
               4'ha: out = 7'b0001000;
               4'hb: out = 7'b0000011;
               4'hc: out = 7'b1000110;
               4'hd: out = 7'b0100001;
               4'he: out = 7'b0000110;
               4'hf: out = 7'b0001110;
       endcase
```

## endmodule

Always @ (\*) means any input variable used inside this block will be in the sensitivity list (i.e. this block will execute if any of them change). Reg is used to declare a variable that holds a value, and can be changed anytime in a simulation.

Top level module

endmodule

Using Verilog HDL was much less tedious and less prone to errors than using schematic capture.


### Exercise 3


Top level module

endmodule

Here the  $\{2^b0, SW[9:8]\}$  means concatenation, so the result of this is number: 00XY Where X = SW[9] and Y = SW[8]

## Optional - Exercise 4





## Top level module

```
module Ex_4_top (HEX0,HEX1,HEX2,HEX3,SW);
input [9:0] SW;
output [6:0] HEX0, HEX1, HEX2, HEX3;
wire [3:0] BCD0, BCD1, BCD2, BCD3;
bin2bcd_10 CONVERTER (SW,BCD0,BCD1,BCD2,BCD3);
hex_to_7seg SEG0 (HEX0,BCD0);
hex_to_7seg SEG1 (HEX1,BCD1);
hex_to_7seg SEG2 (HEX2,BCD2);
hex_to_7seg SEG3 (HEX3,BCD3);
endmodule
```

```
module bin2bcd_10 (B, BCD_0, BCD_1, BCD_2,BCD_3);
     input [9:0] B;  // binary input number
output [3:0] BCD_0, BCD_1, BCD_2, BCD_3;
                                                                                            // BCD digit LSD to MSD
     wire [3:0] w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12;
wire [3:0] a1,a2,a3,a4,a5,a6,a7,a8,a9,a10,a11,a12;
     // Instantiate a tree of add3-if-greater than or equal to 5 cells
// ... input is w_n. and output is a n
     // ... input is w_n, and output is a_n
add3_ge5 A1 (w1,a1);
     add3_ge5 A2 (w2,a2);
     add3_ge5 A3 (w3,a3);
     add3_ge5 A4 (w4,a4);
     add3_ge5 A5 (w5,a5);
     add3_ge5 A6 (w6,a6);
     add3_ge5 A7 (w7,a7);
add3_ge5 A8 (w8,a8);
add3_ge5 A9 (w9,a9);
     add3_ge5 A10 (w10,a10);
     add3_ge5 A11
                                   (w11, a11);
     add3_ge5 A12
                               (w12,a12);
    // wire the tree of add3 modules together assign w1 = {1'b0, B[9:7]}; // wn is assign w2 = {a1[2:0], B[6]}; assign w3 = {a2[2:0], B[5]}; assign w4 = {1'b0, a1[3], a2[3], a3[3]}; assign w5 = {a3[2:0], B[4]}; assign w6 = {a4[2:0], a5[3]}; assign w7 = {a5[2:0], B[3]}; assign w8 = {a6[2:0], a7[3]}; assign w9 = {a7[2:0], B[2]}; assign w10 = {1'b0, a4[3], a6[3], a8[3]}; assign w11 = {a8[2:0], a9[3]}; assign w12 = {a9[2:0], B[1]};
                                                                      // wn is the input port to module An
     // connect up to four BCD digit outputs
     assign BCD_0 = {a12[2:0],B[0]};
assign BCD_1 = {a11[2:0],a12[3]};
assign BCD_2 = {a10[2:0],a11[3]};
     assign BCD_3 = a10[3];
endmodule
```

```
| March | Marc
```

This module implements the 10 bit binary to bcd conversion.

It assigns the values to in, and calls the add3shift module.

Then it assigns the BCD outputs.

## Part 2

06 December 2019

## Outcomes:

- Using Modelsim to verify correct function of your design and testbenches
- How to design different types of counters and timers
   Predict max operating clock frequency of circuit

### Experiment 5

`timescale time\_unit / time\_precision : time\_unit and precision take in arguments magnitude(1, 10 or 100) and unit time (s,ms, us, ns, ps, fs). Time precision must be <= time unit value. Time unit is the measurement of delays and simulation time, time precision is how delay values are rounded before being used. When a delay isgiven (e.g. #1) then it is multiplied with time\_unit, and rounded by time\_precision.

To set as top level entity = Project -> add as top level entity

```
8 bit counter module:
                             // unit time is ins, resolution 100ps
   Design Name: counter_8 Function : an 8-bit synchronous counter with enable input
//---- Declare ports -----
  parameter BIT_SZ = 8;
input clock;
input enable;
output [BIT_SZ-1:0] count;
// count needs to be declared as reg
reg [BIT_SZ-1:0] count;
//--- always initialise storage elements such as D-FF
initial count = 0;
//---- Main body of the module -----
 always @ (posedge clock)
if (enable == 1'b1)
count <= count + 1'b1;
endmodule // end of module
```

Screen clipping taken: 04/12/2019 16:23

This counts up to the parameter BIT\_SZ which can be adjusted for other sizes.

### Blocking vs Non-blocking:

```
a = b;
          blocking
b = a;
// both a & b = b
Screen clipping taken: 09/12/2019 16:11
```

```
a <= b; Non-blocking
b <= a;
// swap a and b
```

Screen clipping taken: 09/12/2019 16:11

For non-blocking the statements are executed in parallel, for blocking they are executed sequentially.

## Modelsim

You must tell Modelsim what to simulate by doing Simulate -> Start simulation, then work -> myFile.

## Do files:

Allow you to write a testbench for your code, where you can single step through to find errors.



Output from Modelsim

## Question answers:

- Predicted max frequencies for this circuit: 85C 445.04MHz, 0C 422.48MHz
- Input / Output ports and paths are unconstrained the outputs/inputs to the circuit are not timing constrained the inputs may change without any clock as they are not held (it cannot make a full time analysis as it doesn't know if the inputs may change).

## Experiment 6:

Module counter\_16

```
`timescale 1ns / 100ps
                              //unit time is 1ns, resolution is 100ps
//Design Name: counter_16
//Function: a 16-bit synchronous counter with enable input
module counter_16 (
        clock, //clock input
        enable, //high enable counting
        reset,
        count
);
//Declaring the ports:
        parameter BIT_SZ = 16;
        input clock;
        input enable;
        output [BIT_SZ-1:0] count;
\ensuremath{//} count needs to be declared as reg which can save values assigned to it
        reg [BIT_SZ-1:0] count;
//always initialise storage elements such as D-FF
        initial count = 0;
//MAIN BODY OF MODULE:
        always @ (posedge clock)
               if(enable == 1'b1)
                       count <= count + 1'b1;
               if(reset == 1'b1)
                       count <= 1'b0;
```

To convert the 8 bit counter to 16 bits, simply change the parameter BIT\_SZ. To reset synchronously to the clock we add if(reset) inside the always block. If we wanted it to reset asynchronously we could put it in the sensitivity list.

Top level module:

```
module ex6_top(KEY,CLOCK_50,HEX0,HEX1,HEX2,HEX3,HEX4);
    input [1:0] KEY;
    wire [3:0] BCD0,BCD1,BCD2,BCD3,BCD4;
    input CLOCK_50;
    output [6:0] HEX0,HEX1,HEX2,HEX3,HEX4;
    wire [15:0] counter;

    counter_16 temp0(CLOCK_50,~KEY[0],~KEY[1],counter);

    bin2bcd_16 temp1(counter,BCD0,BCD1,BCD2,BCD3,BCD4);

    hex_to_7seg temp2(HEX0,BCD0);
    hex_to_7seg temp3(HEX1,BCD1);
    hex_to_7seg temp4(HEX2,BCD2);
    hex_to_7seg temp5(HEX3,BCD3);
    hex_to_7seg temp6(HEX4,BCD4);
```


endmodule

For the top level we just needed to call the counter, call the bin2bcd and call the hex to 7 seg modules. The keys were inverted to meet the specification using the bitwise inverter (~). It was more generic to invert them here than change the module.

To create a clock frequency:

- Make myName\_top.sdc file
- Create\_clock -name "myName" -period xs [get\_ports {myName}]


Timing analysis results:




Logic registers - 16 cause its 16 bit counter

#### Cascade Counter

## CASCADE COUNTER





Counts down from 49999 to 0 using clock and then creates tick then repeats so that time period of tick is 50000000/50000=1ms.

```
de_2_top
                                      hex_to_7seg.v
               cascade 2 top.v
                                                                                                   counter_16.v
      평 🔲 📅 🏗 🗈 🗗 🚹 🕕 💆 💆 🙋 🚉
                module cascade_2_top (KEY,CLOCK_50, HEX0,HEX1,HEX2,HEX3,HEX4);
               input [1:0] KEY;
input cLOCK_50;
output [6:0] HEXO,HEX1,HEX2,HEX3,HEX4;|
       6
               wire [15:0] count;
wire [3:0] BCD0,BCD1,BCD2,BCD3,BCD4;
wire tick;
wire out_and;
               wire out_and;
and AND1 (out_and,!KEY[0],tick);
     10
11
12
13
14
15
16
17
18
19
20
21
22
23
               counter_16 count16 (CLOCK_50,out_and,count,!KEY[1]);
bin2bcd_16 binary_BCD_convert (count,BCD0,BCD1,BCD2,BCD3,BCD4);
divide_50000 divide50000 (CLOCK_50,1,49999,tick);
               hex_to_7seg SEG0(HEX0,BCD0);
hex_to_7seg SEG1(HEX1,BCD1);
hex_to_7seg SEG2(HEX2,BCD2);
hex_to_7seg SEG3(HEX3,BCD3);
hex_to_7seg SEG4(HEX4,BCD4);
               endmodule
   24
```

## Experiment 7:

Original code from lecture

Manually working out the first 10 sequence values

Q6	Q5	Q4	Q3	Q2	Q1	Q0	Count
0	0	0	0	0	0	1	1
0	0	0	0	0	1	1	3
0	0	0	0	1	1	1	7
0	0	0	1	1	1	1	15
0	0	1	1	1	1	1	31
0	1	1	1	1	1	1	63
1	1	1	1	1	1	1	127
1	1	1	1	1	1	0	126
1	1	1	1	1	0	1	125
1	1	1	1	0	1	0	122

XOR Q0 and Q6


## LFSR modified to work for x<sup>7</sup>

```
⊟module LFSR_7 (
    enable,
    random_count,
    reset);
    input enable,reset;
    output [6:0] random_count;
    reg [6:0] sreg;
    initial sreg = 1'b1;
    ⊟always @ (posedge enable) begin
    if (reset==1'b1) begin
    sreg<=1'b1;
    end
    else
    sreg <= {sreg[5:0],sreg[0]^sreg[6]};
    end
    assign random_count = sreg;
    endmodule</pre>
```

Here we simply changed which registers to concatenate (we want 1+X+X<sup>7</sup> so we need 0, and 6 in this system as we are starting counting from 0 not 1). To add reset functionality simply add if(reset== 1) inside the always block. This resetting is synchronous. Enable is set to ~KEY[3] in the top level function, as per specification.

## Test yourself task - Cascade counter

## Specification diagram:



### From this we create the top level module: module casc\_count\_top(KEY,CLOCK\_50,HEX0,HEX1,HEX2,HEX3,HEX4);

```
input [1:0] KEY;
wire [3:0] BCD0,BCD1,BCD2,BCD3,BCD4;
input CLOCK_50;
output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4;
wire [15:0] counter;
wire clock_out;
reg result;
clkdiv temp7(CLOCK_50,clock_out);
always @ (*)
   begin
      result <= ~KEY[0] & clock_out;
counter_16 temp0(CLOCK_50,result,~KEY[1],counter);
bin2bcd 16 temp1(counter,BCD0,BCD1,BCD2,BCD3,BCD4);
hex_to_7seg temp2(HEX0,BCD0);
hex_to_7seg temp3(HEX1,BCD1);
hex_to_7seg temp4(HEX2,BCD2);
hex_to_7seg temp5(HEX3,BCD3);
hex_to_7seg temp6(HEX4,BCD4);
```

To make the divide by 50,000 tick we make a clkdiv module:


```
module clkdiv(clock_in,clock_out);
        input clock_in; // input clock on FPGA
        output reg clock_out; // output clock after dividing the input clock by divisor
        reg[15:0] counter=16'd0;
        parameter HIGH = 16'd49999;
       always @(posedge clock_in)
               begin
                       if(counter == HIGH)
                               begin
                                        counter <= 0;
                                       clock_out <= 1'b1;
                               end
                        else
                                begin
                                        counter <= counter + 1;
                                        clock_out <= 1'b0;</pre>
                                end
```

#### endmodule


This is developed from the one given in lecture, except with the parameter changed so that it counts to 49,999 before giving a short pulse of one, and then repeating the process.


#### **Optional - Experiment 8**

- 1. The circuit is triggered (or started) by pressing KEY[3] (don't forget KEY[3] is low active);
- 2. The 10 LEDs (below the 7-segment displays) will then start lighting up from left to right at 0.5 second interval, until all LEDs are ON;
- 3. The circuit then waits for a random period of time between 0.25 and 16 seconds before all LEDs turn OFF;
- 4. You should also display the random delay period in milliseconds on five 7-segment displays.











The diagram for delay module:





```
Top level module:
```

CYCLONE V FPGA

```
constitute.

State of the constitute of the cons
                                                                                       divide50000 (cLock_50,1,16'd49999,tick_ms);
dvide2500 (cLock_50,tick_ms,16'd2499,tick_hs);
divide2500 (tlock_50,tick_ms,16'd2499,tick_hs);
divide2500 (tlock_ms,tick_hs,1keV[3],en_lfsr,start_delay,LEDR,time_out);
                                                                                                                                                                                                                                                                                                         (tick_ms,prbs,en_lfsr);
(tick_ms,start_delay,prbs,time_out);
({8'b00000000,prbs},BCD0,BCD1,BCD2,BCD3,BCD4);
```

We create one divide clock module, that takes in a number as parameter to count up to. This way we could reuse the module rather than make two for the different clocks. The top level is wired up to follow the following schematic:

The converter takes in a 16 bit number, but prbs is only 8 bits so had to be concatenated to make the correct size.

## FSM module:

```
module fsm (clk, tick, trigger, en_lfsr, start_delay, LEDR, time_out);
                                                                    reg [3:0] state;
parameter IDLE=0;
output en_lfsr;
reg en_lfsr;
                                                            output start_delay;
reg start_delay;
                                                            output [9:0] LEDR;
reg [9:0] LEDR;
                                                                //initial en_lfsr = 1;
initial state = IDLE;
                                                     always @ (posedge clk)
                                                                                                                                     if (trigger -- 1 && state -- IDLE) state <- 1; else if (time_out -- 1) state <- IDLE;
                                                                                                                                 if(tick == 1'b1)
begin
clase (state)
clase (state)
2: State <= 2:
2: State <= 3:
3: state <= 6:
4: State <= 6:
6: state <= 6:
7: State <= 8:
8: State <= 8:
8: State <= 6:
9: State <= 6:

                                                                                                                                                                                                                 10:;
default:;
                                                                            always @ (*)
begin
case (state)
IOLE:
                                                                            | Dbegin | LEDR = 0; | end | e
   1:

begin

LEDR = 1;

en_lfsr = 0;

end

*EDR = 3;
                                                 end = 1;
en_lfsr = 0;
end
2: LEDR = 3;
3: LEDR = 7;
4: LEDR = 31;
6: LEDR = 31;
6: LEDR = 6;
7: LEDR = 107;
8: LEDR = 155;
9: LEDR = 515;
9: LEDR = 511;
10: Deg = 511;
10: Deg = 1023;
star_delay = 1;
end
default: LEDR = 0;
end
endmand:
                                                                                                              endmodule
```

As shown in lectures we use binary encoded states. A state 'wait' must be included when waiting for the input from KEY3. Thismeans nothing happens as state IDLE is not in the case(state) statement, and so state is not incremented until it is set to 1 first, which only happens when trigger == 1 (the key is pressed). The LFSR is initially enabled. When the key has been pressed the counting starts, the LSFR enable is set to 0, and the LEDR set to the numbers worked out for the characteristic polynomial in experiment 7. The delay module is activated and waits for the specified time before turning all LEDs off.

Delay module:

Delay module was given in the lectures. Here we use it and change the size to 8.

The module detects a rising edge on the trigger, and counts n clock cycles, then outputs a pulse on time\_out.

## Optional - Experiment 9

Following Experiment 8, we add one extra module 'timer', which counts the time it takes for the user to press KEYO.

Top level module:

```
module ex9_top (KEY,CLOCK_50,LEDR,HEX0,HEX1,HEX2,HEX3,HEX4);
 input CLOCK_50;
input [3:0] KEY;
output [6:0] HEXO, HEX1, HEX2, HEX3, HEX4;
output [9:0] LEDR;
wire tick_ms, tick_ms, en_lfsr, start_delay, time_out;
wire [1:0] Brbs;
wire [1:0] Proceedings (1:0) Proceedings (1
 divide     divide50000 (CLOCK_50,1,16'd49999,tick_ms);
divide     divide2500 (CLOCK_50,tick_ms,16'd2499,tick_hs);
fsm FINITE_STATE_MACHINE (tick_ms,tick_hs,!KEY[3],en_lfsr,start_delay,LEDR,time_out);
LFSR_8 generate_num (tick_ms,prbs,en_lfsr);
delay DELAY_RANDOM (tick_ms,start_delay,prbs,time_out);
                                            REACTION_TIME (KEY,time_out,tick_ms,reaction_time);
```

This is the same as experiment 8 but with timer module included, and that the output from this is input into the BCD converter, and onto the LEDs.

#### Timer module:

```
rmodule:
module timer (KEY,time_out,clock,count);
timescale ins/ 100ps
parameter BIT_SZ = 16;
input clock;
input clock;
input time_out;
input time_out;
input time_out;
input all count;
intial count;
intial count;
initial state = START;
5 6 7 8 9 10 11 1 1 3 1 4 4 1 5 1 6 7 1 8 1 9 0 2 1 2 2 2 2 4 2 5 6 6 3 7 3 3 9 4 0 4 1 2 4 3 1 4 4 4 3
            parameter START = 2'b00 , STOP = 2'b01 , COUNTING = 2'b10;
          always @ (posedge clock)

case(state)


START: count <= 0;
COUNTING: count<=count +1'b1;
STOP: ;
               endcase
               always @ (posedge clock)
case(state)
STOP:
                                       if(time_out==1)
state <= START;</pre>
                   START :
     state <= COUNTING;</pre>
                   if (KEY[0] == 0)
state <=5TOP;
else
state <= COUNTING;
                    default: state <= COUNTING;
endcase
                endmodule
```

We use one hot encoding to define the states. START sets count to 0, COUNTING increments count, and STOP does no operation. If the state is in START, then it is updated to counting, if the state is in COUNTING and the key pressed, then state is updated to STOP, otherwise it continues counting. If the state is in STOP then the state only changes to START if time\_out pulse has been sent.

Operation order: time\_out pulse -> state = start, LEDs display count = 0 -> state=count, LEDs display count -> key pressed-> state = STOP -> LEDs display (final) count.


Experiment 10

Schematic of Analogue I/O card:



Screen clipping taken: 09/12/2019 13:24

## Spi2dac code:



Screen clipping taken: 04/12/2019 17:28

Spi2dac takes in 2 inputs, the 10-bit data to be converted by DAC, and a load signal which triggers the data transfer and conversion to begin.

The  $\div 50$  module produces a 1MHz clock for the FSM.

```
always @ (posedge sysclk)
  if (ctr==0) begin
    ctr <= TC;
    clk_1MHz <= ~clk_1MHz
  end
  else
    ctr <= ctr - 1'b1;</pre>
```

Screen clipping taken: 04/12/2019 17:49

It does this by toggling the output after 25 cycles (TC is set to 5'd24)

Load detector produces control signals to the SPI state machine and shift register.

```
always @ (posedge sysclk) // state transition
    case (sr_state)
        IDLE: if (load==1'b1) sr_state <= WAIT_CSB_FALL;
        WAIT_CSB_FALL: if (dac_cs==1'b0) sr_state <= WAIT_CSB_HIGH;
        WAIT_CSB_HIGH: if (dac_cs==1'b1) sr_state <= IDLE;
        default: sr_state <= IDLE;
    endcase

always @ (*)
    case (sr_state)
        IDLE: dac_start = 1'b0;
        WAIT_CSB_FALL: dac_start = 1'b1;
        WAIT_CSB_HIGH: dac_start = 1'b0;
        default: dac_start = 1'b0;
        endcase</pre>
```


Screen clipping taken: 04/12/2019 18:20

At each rising edge the state of FSM is checked, and updated according to the load/DAC\_CS signals. The second always block sets DAC\_START to high only if FSM is waiting for falling edge

Shift register sends the control bits and 10 bit data to SDI output

## Predicted waveform:

Datasheet timing diagram:



Screen clipping taken: 04/12/2019 20:51

So according to this we predict the following output:

| Insert drawn output here|

We write the following top level code for the diagram supplied

```
module ex10_top(SW,CLOCK_50,DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);

input [9:0] SW;
input CLOCK_50;
wire clock_out;
output DAC_SDI, DAC_CS, DAC_SCK, DAC_LD;


clktick_16 newclock(CLOCK_50,clock_out);
spi2dac temp(CLOCK_50, SW, clock_out, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
```

This is just connecting the relevant inputs/outputs to the spi2dac.

Waveform in Modelsim after running with do file:



# Actual waveform:



Comparing the signals we see that the predicted signal by Modelsim and the signal seen on the oscilloscope are the same when inputting the number 10'h23b.


# Experiment 11

Pwm.v module:

```
module pwm (clk, data in, load, pwm out);
                clk;
                           // system cl
  input
  input [9:0] data in; // input dat
  input
                load;
                            // high puls
                pwm out;
                            // PWM outpu
  output
                            // internal
  reg [9:0]
                 d;
                            // internal
   reg [9:0]
                 count;
   reg
                 pwm_out;
  always @ (posedge clk)
     if (load == 1'b1) d <= data in;
initial count = 10'b0;
always @ (posedge clk) begin
  count <= count + 1'b1;
  if (count > d)
     pwm_out <= 1'b0;
  else
     pwm out <= 1'b1;
  end
```

Screen clipping taken: 04/12/2019 21:46

## Diagram of how PWM works:



Screen clipping taken: 09/12/2019 16:24

PWM essentially compares: is the counter value >= the data in value, if so go low, if not go high. Passing PWM through a lowpass filter gives an analogue output which is linearly related to data in.

## Top level function:

```
module ex11_top(SW,CLOCK_50,DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT);


input [9:0] SW;
input CLOCK_50;
output DAC_SDI, DAC_CS, DAC_SCK, DAC_LD, PWM_OUT;
wire clock_out,pwm_out;


clktick_16 temp1(CLOCK_50,clock_out);
spi2dac temp2(CLOCK_50,SW,clock_out,DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
pwm temp3(CLOCK_50,SW,clock_out,PWM_OUT);

endmodule
```

Again, the top level function is just connecting input/outputs to the pwm and spi2dac.

Comparing the TP8 and TP9 values - the value is the same so we see there is no difference between using PWM or DAC.





For Pulse width modulation, the larger the input value the greater the it will be at logic high. Theoretically when all the Switches are 1, the pwm\_out signal should be high all of the time, and depending upon the input, the RMS voltage will vary in proportion to the value of data\_in applied. The other four outputs coming from the spi2dac module won't change.

There is a low pass filter on the add-on card, and the output seen is a flat line, retaining all the DC components but removing the high frequency components (hence why no variation in time at TP9).

# Experiment 12

Used the interface to create the ROM.

Top level module:

```
module ex12_top(SW,HEX0,HEX1,HEX2,CLOCK_50);
    input [9:0] SW;
    input CLOCK_50;
    output [6:0] HEX0,HEX1,HEX2;
    wire [9:0] q;


    ROM ROMtemp(SW[9:0],CLOCK_50,q[9:0]);
    hex_to_7seg SEG0(HEX0, q[3:0]);
    hex_to_7seg SEG1(HEX1, q[7:4]);
    hex_to_7seg SEG2(HEX2, q[9:8]);
```

## endmodule

The ROM stores sine values, it must be offset because the DAC only accepts positive (0-1023) so we add 512.

## **Experiment 13**

Schematic diagram for the top level



The ROM stores all the values of the sine wave as before, the counter is used to advance the phase of the sine wave (specified as the address X of ROM).

## Top level module:


```
module ex13_top(CLOCK_50,DAC_CS,DAC_SDI,DAC_LD,DAC_SCK,PWM_OUT);
    input CLOCK_50;
    output DAC_CS,DAC_SDI,DAC_LD,DAC_SCK,PWM_OUT;
    wire tick;
    wire [9:0] count, out;
    clktick temp0(CLOCK_50,tick);
    counter_10 temp1(CLOCK_50,tick,count);
    ROM temp2(count,tick,out);
    spi2dac temp3(CLOCK_50,out,tick,DAC_SDI,DAC_CS,DAC_SCK,DAC_LD);
    pwm temp4(CLOCK_50,out,tick,PWM_OUT);
```

## endmodule

For this we are just connecting together modules we have already made. We also make the counter 10 bit by adjusting the BIT\_SZ as before in the counter module.

The frequency of the sine wave should be: 
$$f = \frac{Clock\_f}{2^n \times Clock\_div\_f} = \frac{50 \times 10^6}{1024 \times 5000} = 9.76 \ Hz$$


From the oscilloscope we measure:



Freq = 9.77 Hz, and amplitude 0-3.3V.

# **Optional - Experiment 14**

Schematic diagram for the top level:



In order to get the frequency you take the top 14 bits as this is the same as dividing by 1024

Top level module:

```
module ex14_top(SW,CLOCK_50,DAC_CS,DAC_SDI,DAC_LD,DAC_SCK,PWM_OUT,HEX0,HEX1,HEX2,HEX3,HEX4);
        input [9:0] SW;
       output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4;
        input CLOCK_50;
       output DAC_CS,DAC_SDI,DAC_LD,DAC_SCK,PWM_OUT;
       wire [23:0] mult;
        wire [9:0] A,D,q;
       wire clock 10:
       wire [3:0] BCD0, BCD1, BCD2, BCD3, BCD4;
        clktick temp@(CLOCK 50,clock 10);
        ROM temp1(D[9:0],clock_10,q[9:0]);
        spi2dac\ temp2(CLOCK\_50,\ q[9:0],\ clock\_10,\ DAC\_SDI,\ DAC\_CS,\ DAC\_SCK,\ DAC\_LD);
   pwm temp3(CLOCK_50, q[9:0], clock_10, PWM_OUT);
       bin2bcd_16 temp4({2'b0,mult[23:10]},BCD0,BCD1,BCD2,BCD3,BCD4);
       mult_ temp5 (SW[9:0], 10000, mult);
       addr_reg temp6(A[9:0]+SW[9:0],D[9:0],clock_10);
        hex_to_7seg SEG0(HEX0,BCD0);
        hex_to_7seg SEG1(HEX1,BCD1);
       hex_to_7seg SEG2(HEX2,BCD2);
       hex_to_7seg SEG3(HEX3,BCD3);
       hex_to_7seg SEG4(HEX4,BCD4);
```

endmodule

Where clktick has been changed to count up to 5000 before giving a high pulse. Mult was made using the IP catalog.

Addr\_reg:

endmodule

This module simply adds the input and output of a flip flop, on a clock high.

This circuit works as following:

- 1. For a combination of input switches, the number is multiplied and then converted into BCD and displayed on 7-segment displays
- 2. This number is input to a D flip flop, and added to the current Q.
- 3. A 50MHz clock is divided with clktick which clocks the flip flop and ROM, and serves as the load to spi2dac and pwm.
- 4. The output Q is used as the address to obtain the value in ROM, which is used as the data in to the spi2dac and pwm.

06 December 2019 20:09

## Part 4

### Experiment 16

If you associate the signal names inside the module to outside it allows connections to be defined independent of order. spi2adc SPI\_ADC (
.sysclk (CLOCK\_50),


```
.sysclk (CLOCK_50),
.channel (1'bl),
.start (tick_10k),
.data_from_adc (data_in),
.data_valid (data_valid),
.sdata_to_adc (ADC_SDI),
.adc_cs (ADC_CS),
.adc_sck (ADC_SCK),
.sdata_from_adc (ADC_SDO));
```

All pass module corrects ADC converter data by subtracting offset from data\_out to get a 2's complement value x. It connects x to y, and converts y from 2's compliment to offset binary for DAC.

Mult.v can be done by shifting by 2 (assign y = x << 2), adding x 4 times to itself (as done here), or making a multiply module

## Experiment 17

Schematic:



Top level file is the same as ex 16 with the following additions:

We create a FIFO component of size 8192 x 10 bit using the IP catalog. In FIFO received data is stored in a sequence so it can be retrieved in the order it arrived in. If data is retrieved it is removed which can cause the rates to be different. If the send is greater than retrieve rate then the buffer will get full, and should not receive more data. Empty buffers cannot provide data for retrieval. This FIFO is used to implement the delay.

Pulse generator module:

```
module pulse_gen(pulse, in, clk);
                             pulse; // output pulse lasting one clk cycle
        output
                               in;  // input, +ve edge to be detected
clk;  // clock signal
        input
                            clk;
       reg [1:0] state;
reg pulse;
       parameter
                      IDLE = 2'b0; // state coding for IDLE state
                    WAIT_LOW = 2'b10;
        parameter
        initial state = IDLE;
        always @ (posedge clk)
                begin
                                              // default output
                       case (state)
IDLE: if (in == 1'b1) begin
                                                      state <= IN_HIGH;
                                                                              pulse <= 1'b1; end
                                              else
                                                      state <= IDLE;
                       IN_HIGH: if (in == 1'b1)
                                                      state <= WAIT_LOW;
                                                      state <= IDLE:
                       WAIT_LOW: if (in == 1'b1)
                                                      state <= WAIT_LOW;
                                                       state <= IDLE;</pre>
                       default: ;
                                      //... always
endmodule
```

This sets the state to IDLE, unless in == 1, in which case it only sets pulse to 1 if the current state is IDLE, in all other states they are set to WAIT\_LOW.

Processor module changes:

The FIFO is used to create a delay. The concatenation is effectively divide by 2 (it removes LSB, and extends by MSB) which implements the attenuation required. We also set the DFF <= full in the always block after this.

## Experiment 18

The only change to this needed is to take away the output of the FIFO rather than add in the echo module. No other changes were made anywhere.



Changes in echo module:

```
assign y = x[9:0] - \{q[9], q[9:1]\};
```


## Experiment 19

Top level module changes:

```
processor variable_delay(CLOCK_50, data_in, data_out, data_valid,SW, BCD_0, BCD_1, BCD_2);
```

Variable delay:

Schematic:



Changes to processor:

```
Write address = read address + switches (concatenated with 0's to make correct size)
                            wdaadr = rdaadr + {SW[8:0],4'b0};
assign
                            Delay = SW[8:0] * 11'h666;
                                                                                                          Delay = switches multiplied by 1638
assign
                                                                                                          Take the most significant bits of Delay, concatenate to make correct size for BCD converter \,
bin2bcd_16
                            \label{eq:condition} temp(\{5'b0,Delay[19:10]\},BCD\_0,\ BCD\_1,\ BCD\_2,\ BCD\_3,\ BCD\_4);
pulse_gen
                            temp2(pulse,data_in,sysclk);
wire
                                     data_valid;
                                                                                                          Counter to get read address
                            mycount(sysclk,data_valid,rdaadr);
counter_13
                            myRam(sysclk,y[9:1],rdaadr,pulse,wdaadr,pulse,q);
                                                                                                          Ram delay
delay_ram
                            y = x[9:0] - \{q[8],q[8],q[8:2]\};
                                                                                                          As before to attenuate
assign
```

We use the catalog IP to create the RAM, with one write port (to store ADC samples) and one read port. A 13 bit counter is used to generate the read address to the RAM - we reuse the module counter, and edit BIT\_SZ to 13 (this is because the RAM is  $8192 \times 9$  bit, and  $2^413 = 8192$ ). The address generator computes the address used on the next read and write cycle as it is incremented on the negative edge of the data valid signal. The write address = read address + SW[8:0]. Embedded memory in FPGA is 9 bit data width not 10 bit, so read value and write value are truncated to 9 bits. To display the delay value SW[8:0] is multiplied by 1638 and a constant. The most significant 10 bits is the delay in ms. Then it is converted from binary to BCD to display on 7 segs.

## EXPERIMENT 10 - Interface with the MCP4911 Digital-to-Analogue Converter

We have a DAC CS signal that enables the DAC when it is low...

The following test bench do file enabled the SPI2DAC module to be loaded with a data input data\_in In addition to a system clock that will alow the data to be read upon the rising edge of the clock and read out as analogue voltages. Once the load pulse has gone high for a period for one clock cycle, then we commence the conversion from digital to analogue. All of the pins dac\_sdi, dac\_cs, dac\_sck, dac\_ld can be recorded off the various pins on the add on card circuit.


## Configuration bit settings

Bit 15 = 0 : write to DAC register
Bit 14 = 0: input buffer control bit is 0
Bit 13 = 1: 1\*vout


Bit 12 = 1: shutdownbar = 1. enable operation of DAC.

```
H:/VERI/Part 3/tb_spi2dac.do - Default ==
Ln#
 1
      add wave -position end sysclk
 2
      add wave -position end -hexadecimal data in
 3
      add wave -position end load
 4
      add wave -position end dac sdi
      add wave -position end dac_cs
 5
 6
      add wave -position end dac sck
 7
      add wave -position end dac ld
 8
      force sysclk 1 0, 0 10ns -r 20ns
 9
      force data in 10'h23b
      force load 0
10
11
      run 200ns
12
      force load 1
13
      run 400ns
14
      force load 0
15
      run 20us
16
```

The results we obtained from this .do file being called upon in the command line I the following:



It is important to set up the waveforms to be displayed by using various  $add\ wave$  commands for the multiple inputs (including  $load\ and\ data\_in$ ) and outputs ( $like\ dac\_SCK, data\_SDI$ ) that we have Once the DAC has been loaded the  $dac\_ld$  signal will remain high whilst all of the data is being read in from the  $dac\_sdi$  input. As specified from the code above the system clock sysclock is specified as a 20ns square wave clock, and simply specify the load signal to give a short lasting pulse. Whenever the dac\\_ld signal is high, we have that the system clock behaves as it is expected to.



The data\_in value determined by the 10 switches (SW[9:0]) is loaded to the spi2dac module at a rate of 10k samples per second as governed by the load signal. The steps for this part are:

Measurements on the Oscilloscope



DAC output(TP8) with DVM when SW{9:0] =0


The main principle behind digital to analogue converter is that if we supply a larger binary input, then we will get a larger analogue voltage out and vice verca. We noticed from our readings that we when changed the switch positions, the DC voltage read would change in height for different values.

Theoretically, we require that the input divided by the maximum input represent the proportion of the maximum output voltage that we can obtain. More specifically:

$$\frac{IN[9:0]}{1024}V_{out_{max}} = V_{out} \quad where \, V_{outmax} = 3.3V$$



DAC\_CS



DAC\_SDI

### **EXPERIMENT 16**

The multiply block can be done by adding the same entity four times to itself. It can also be done by simply left shifting the binary number twice. However it can also be done by creating a multiply module

The all pass processor does not do any signal processing other than just shift by two different quantities.

## **EXPERIMENT 17**

The above picture represents the only part that changed from the top file in experiment 16. The other parts included instantiating the DAC and ADC modules, which need not be changed for this experiment.

In order to implement the attenuation factor by 0.5, we can shift the bits to the right by one.

```
FIFO.v delay_ram.v 🖸 💠
                                                                                                                                                                                         ×
                                                                                                         ex_17_top.v
                                                                                                                                                                 echo_delay.v
   📳 | 66 📝 | 👺 👺 | 🔼 🗗 🔁 | 0 🐷 | 🙋 | 267 📃
            module processor (data_in,data_valid,CLOCK_50, data_out);
input CLOCK_50,data_valid;
input [9:0] data_in;
wire pulse,full , and_out;
wire [9:0] data_out_delay , FIFO_OUT, output_echo;
output [9:0] data_out;
wire Q_out;
req q:
    456789
            reg q;
            pulse_gen GENERATE_PULSE (pulse,data_valid,CLOCK_50);
FIFO delay_echo (CLOCK_50,x,and_out,pulse,full,FIFO_OUT);
  Balways @ (posedge CLOCK_50) begin | q <= full; end
            assign Q_out = q;
            assign data_out_delay = {FIFO_OUT[9] , FIFO_OUT[9:1]}; assign output_echo = data_out_delay + x;
            and AND1 (and_out,Q_out,pulse);
                reg [9:0]
wire [9:0]
                                         data_out;
                                         х,у;
                 parameter
parameter
                                         ADC_OFFSET = 10 h181;
DAC_OFFSET = 10 h200;
                 assign x = data_in[9:0] - ADC_OFFSET;
                                                                                    // x is input in 2's complement
                 // This part should include your own processing hardware
// ... that takes x to produce y
// ... In this case, it is ALL PASS.
                 // Now clock y output with system clock always @(posedge CLOCK_50) data_out <= output_echo + DAC_OFFSET;
            endmodule
```

We use the FIFO to implement the constant delay, which we find from the IP Catalogue. We fill up the FIFO first using the write request and when it is full, we starting reading the elements from the FIFO as a stream of binary data upon every active edge of the clock.

```
### PROVIDE CONTRIBUTION OF THE CONTRIBUTION O
```

The data valid signal is applied as input to the pulse gen module, which gives a pulse lasting for one cycle once it has counted up.

In order to implement the attenuation factor by 0.5, we can shift the bits to the right by one. No adder block module is needed to implement the addition.

## **EXPERIMENT 19**

variable\_echo\_delay PROCESSOR (SW,CLOCK\_50,data\_valid,data\_in,data\_out,HEX0,HEX1,HEX2,HEX3); // do some processing on the data

All of the other code stayed the same. We used channel one for the analogue input. Only the signal processing is changed. ex