
# Soc Design Laboratory

## Lab3 Report

111061647 盧人豪

### **Block diagram:**



#### Overview:

In this Lab3, our main task is to design an 11-tap FIR filter that communicates with the host and testbench through the AXI interface, which includes both AXI-LITE and AXI-Stream. Specifically, the AXI-LITE module is responsible for handling configuration commands such as starting (ap\_start) or reading configuration status (ap\_done, ap\_idle), while the AXI-Stream primarily handles data transmission, including sending input values x[t] to the FIR filter and receiving the output once the FIR calculation is completed.

This design can be broadly divided into two main parts:

- \*\*Configuration Part: \*\* This part utilizes the AXI-LITE interface to manage configuration inputs, allowing the setting of filter parameters.
- \*\*FIR Dataflow Part:\*\* This section is responsible for the AXI-Stream interface and the calculation unit that generates the FIR output.

Additionally, the FIR filter has access to two BRAM modules designed at the behavioral level, known as Tap\_ram and Data\_ram. The Tap\_ram stores the filter coefficients, while the Data\_ram stores the previous inputs required for the calculation.

Moreover, the execution can be divided into two stages: the configuration stage and the calculation stage. The process begins with the configuration stage, where the host (testbench) sends the FIR coefficients to the FIR filter for storage in Tap\_ram. Subsequently, the ap\_start signal is set to activate the calculation stage, where the FIR filter receives FIR input from the host and performs the calculation to generate the FIR output.


#### **Operation:**

#### AXI Lite Control: -

- 'write\_counter' and 'read\_counter' are used to coordinate AXI Lite write and read operations. They ensure that new operations are not provided until the current operation is completed.
- 'awready' and 'wready' indicate whether AXI Lite write operations can be accepted. They become 0 after completing the control operation to wait for the next operation. 'wdata' will be wrote by data from 'awaddr'(→).




• 'arready' is used to indicate whether AXI Lite read operations can be accepted. ()



'rvalid' indicates the success of AXI Lite read operations.

#### **AXI Streaming Control:**

'ss\_tready' indicates the readiness of AXI Streaming, signifying whether new
 AXI Streaming data can be accepted. ( )



• 'sm\_tvalid'(1) and 'sm\_tlast' (5) )indicate the data validity and end flag of AXI Streaming.



'pattern\_cycle' and 'pattern\_number' are used to calculate the quantity of AXI Streaming data. 'pattern\_cycle' tracks the current pattern count( 1~11), and 'pattern number' tracks the count of the entire pattern.




'stream\_data\_1' and 'stream\_data\_2' are used to buffer data from BRAM, which will be used for FIR filtering operations.
 ( when data\_WE = 1111 , data\_Do-> stream\_data\_1-> stream\_data\_2)




#### FIR Calculation: -


- 'Coef data' is used to store the coefficients of the FIR filter.
- 'Xn' is used to store input data. 'Xn\_multi\_Coef' is used to store the result of input data multiplied by the coefficients.
- 'Yn' is used to store the output of the FIR filter.
- 'one\_pattern\_done' is used to identify whether a data pattern has been processed. It becomes 1 when 'tap\_A\_counter' is equal to 2 or when the current state is DONE, indicating the completion of processing for the current data pattern.









# Simulation overall The beginning



#### The end



#### Ram access data and FIR calculation



## Resource usage:

1. Slice Logic					
Site Type	+   Used	Fixed	+   Prohibited	+   Available	++   Util%
Slice LUTs*   LUT as Logic	267   267   267			53200 53200 53200	0.50     0.50
LUT as Memory	0	0	0	17400	0.00
Slice Registers	299	0	0	106400	0.28
Register as Flip Flop   Register as Latch	299   0	0	0	106400   106400	0.28     0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes +	0 +	0 +	0 +	13300 +	0.00   ++

1.1 Summary of Registers by Type								
++			++					
Total	Clock Enable	Synchronous	Asynchronous					
++	·		++					
0	_ I		-					
0	_		Set					
0	_		Reset					
0	_	Set	-					
0	_	Reset	-					
0	Yes		-					
2	Yes		Set					
297	Yes		Reset					
0	Yes	Set	-					
0	Yes	Reset	-					
++			++					


Memory

2. Memory					
+	++			+	+
Site Type	Used	Fixed	Prohibited	Available	Util%
+	++			+	
Block RAM Tile	0	0	0	140	0.00
RAMB36/FIFO*	0	0	0	140	0.00
RAMB18	0	0	0	280	0.00
+	++			+	+

#### **DSP**

3. DSP 		·	-+		+		
Site Type	Used	Fixed	Pro	hibited	Available	Util%	
DSPs   DSP48E1 only	3 3	0 			220   	1.36	
4. IO and GT Specific							
+   Site Ty	/pe		Used	Fixed	+   Prohibited	Available	Util%
Bonded IOB		1	327	l 0	l 0	125	261.60
Bonded IPADs		i	0	0			0.00
Bonded IOPADs			0	i 0	. 0	130	0.00
PHY CONTROL		i	0	0	0	4	0.00
PHASER_REF		j		0	0	4	0.00
OUT_FIFO				0	0	16	0.00
IN_FIFO					0	16	0.00
IDELAYCTRL					0	4	0.00
IBUFDS					0	121	0.00
PHASER_OUT/PHASER_OUT_PHY		PHY		0	0	16	0.00
PHASER_IN/PHASER_IN_PHY		/ I	0	0	0	16	0.00
IDELAYE2/IDELAYE2_FINEDELAY		DELAY	0	0	0	200	0.00
ILOGIC				0	0	125	
OLOGIC		1	0	0	0	125	0.00
+		+		+	+	+	++

#### Clocking




```
7. Primitives
 Ref Name | Used | Functional Category
 FDCE
              297
                           Flop & Latch
 OBUF
              169
                                     IO
 IBUF
              158
                                     IO
 LUT2
              127
                                     LUT
 LUT3
              126
                                     LUT
 LUT6
               70
                                     LUT
 LUT4
                                     LUT
 LUT1
 LUT5
 CARRY4
                             CarryLogic
 DSP48E1
                       Block Arithmetic
 FDPE
                           Flop & Latch
                                  Clock
 BUFG
```


#### **Max Delay Paths**

```
Max Delay Paths
                              tap_A_counter_reg[4]/C
                               (rising edge-triggered cell FDCE)
                               (output port)
  Path Group:
  Path Type:
  Data Path Delay:
                              6.448ns (logic 3.647ns (56.566%) route 2.801ns (43.434%))
  Logic Levels:
                              5 (FDCE=1 LUT1=1 LUT6=2 OBUF=1)
                             Delay type
                                                                          0.000 r tap_A_counter_reg[4]/C
0.478 f tap_A_counter_reg[4]/Q
1.481 p_0_in0
| f sm_tlast_OBUF_inst_i_2/I0
                                                              0.000
                                                              0.478
                                                              1.003
                                                                          1.776 r sm_tlast_OBUF_inst_i_2/0
2.314 sm_tlast_OBUF_inst_i_2_n_0
                             LUT6 (Prop_lut6_I0_0)
                                                              0.295
                             net (fo=66, unplaced)
                                                                                r sm_tvalid_OBUF_inst_i_2/I5
                             LUT6 (Prop_lut6_I5_0)
                                                                          2.438 f sm_tvalid_OBUF_inst_i_2/O
                                                                          2.898 sm_tvalid_OBUF_inst_i_2_n_0
f sm_tvalid_OBUF_inst_i_1/I0
                             net (fo=2, unplaced)
                                                              0.460
                                                                          3.014 r sm_tvalid_OBUF_inst_i_1/0
                            LUT1 (Prop_lut1_I0_0)
net (fo=1, unplaced)
                                                              0.116
                                                                          3.814 sm_tvalid_OBUF
                                                              0.800
                                                                                r sm_tvalid_OBUF_inst/I
                             OBUF (Prop_obuf_I_O)
                                                                          6.448 r sm_tvalid_OBUF_inst/O
                             net (fo=0)
                                                                          6.448 sm_tvalid
                                                                                r sm_tvalid (OUT)
```

#### **Timing**



#### LUT&FF



#### Summary

In this experiment, I learned a great deal. It all started with designing circuits, understanding how to use AXI-lite for coefficient retrieval, and progressing to AXI-Stream data transmission. We also had to design a Finite State Machine (FSM) for efficient mode switching. Besides circuit design, we had to create the corresponding testbench and use gtkwave for waveform analysis and debugging. As someone with limited prior experience in Verilog programming, this entire process proved to be quite a substantial challenge.

Fortunately, I had many classmates taking the same course, which allowed for discussions and mutual support. However, the experiment did present its share of challenges, including power outages and program issues that caused delays in our progress. Nevertheless, we ultimately succeeded in completing the experiment, which brought a great sense of accomplishment and joy.

I look forward to successfully completing future labs and continuing to learn and grow.