
Lecture 4: Instruction sets + RISC-V

Monday, January 14, 2019 9:03 AM

Outline

- · What is an ISA?
- RISC-V
 - Features
 - Extensions
 - O User-mode vs privileged
- Other ISAs
- HLL to machine code



ISAs

What is an ISA?

Instruction set architecture

Encodes operations (machine encoding)

Contract between hordware and the software

Pars of ISA? resisters (#of, size, behavior)

Hardware/software stack

) Memory interface by "word" size by consistency by virtual memory

Power modes/control

Input / output > interesting wy other devices by interrupts

What is part of an ISA?

1113755U

Application runtine, libraries ompile lassembler/linker operating system

Micro architecture -Circuits + memories 9ates devices

controlles

/ What, Ly Reduced instruction set computer alternative -> CISC or complex inst. set computer

RISC-V


RISC?

ource

7

innediate

John Hennessy and David Patterson 2017 ACM A.M. Turing Award Lecture





(ISC > do lots w/ one instuction Programming w/ assembly

Technology changed New compiler tech

source 1 dest. resist to bit #s General machine encoding 14 12 11

funct3 opcode funct3 imm[11:5] imm[4:0] opcode funct3 S-type rs2funct3 | imm[4:1|11] B-type imm[31:12] U-type opcode imm[20|10:1|11|19:12] J-type

R-type Pegista to register
ALU operations

186 variable length: 8-bits to 264 tits brone positive and density Instruction types

easy for hadren - sign extend of bit 31

See page 16 Figure 2.3 in RISC-V reader or page 104 table 19.2 in RISC-V user-mode spec. C 11 (L>

R-type			tuncts			
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	$_{\mathrm{rd}}$	0110011	SUB
0000000	rs2	rs1	001	$^{\mathrm{rd}}$	0110011	SLL
0000000	rs2	rs1	010	$^{\mathrm{rd}}$	0110011	SLT
0000000	rs2	rs1	011	$^{\mathrm{rd}}$	0110011	SLTU
0000000	rs2	rs1	100	$^{\mathrm{rd}}$	0110011	XOR
0000000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRL
0100000	rs2	rs1	101	$_{ m rd}$	0110011	SRA
0000000	rs2	rs1	110	$^{\mathrm{rd}}$	0110011	OR
0000000	rs2	rs1	111	$_{\mathrm{rd}}$	0110011	AND

Memory instructions

,						
imm[11:0	rs1	000	rd	0000011	LB	
imm[11:0	rs1	001	rd	0000011	LH	
imm[11:0	rs1	010	$^{\mathrm{rd}}$	0000011	LW	
imm[11:0	rs1	100	rd	0000011	LBU	
imm[11:0]		rs1	101	$^{\mathrm{rd}}$	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	$_{ m SB}$
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	$_{ m SW}$
. [11 0]		-	0.00	,	0010011	

Branch instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	$_{\mathrm{BGE}}$
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU

Immediate instructions							
	imm[31:12]					LUI	
	imm[31:12]					AUIPC	
imm[11:0	0]	rs1	000	rd	0010011	ADDI	
imm[11:0	imm[11:0]			rd	0010011	SLTI	
imm[11:0	imm[11:0]			rd	0010011	SLTIU	
imm[11:0	imm[11:0]			rd	0010011	XORI	
imm[11:0	imm[11:0]			rd	0010011	ORI	
imm[11:0	imm[11:0]		111	rd	0010011	ANDI	
0000000	shamt	rs1	001	$_{\mathrm{rd}}$	0010011	SLLI	
0000000	shamt	rs1	101	rd	0010011	SRLI	
0100000 shamt		rs1	101	rd	0010011	SRAI	
Jump and link							
imm[20 10:1 11 19:12]				$^{\mathrm{rd}}$	1101111	$_{ m JAL}$	
imm[11:0	rs1	000	rd	1100111	JALR		



DINO CRU > RV3ZI

_			PP	
Base	Version	Frozen?	~ (0.1116
RV32I	2.0	Y	Book	2 V 64 I
RV32E	1.9	N	.)001	<u> </u>
RV64I	2.0	Y		1- A-> > 1/
FV128I	1.7	N ~	D'	V64IMAFD > RV646
Extension	Version	Frozen?		10 12 110010
M	2.0	Y -	Lineit	
A	2.0	Y	K1	V 646C
\mathbf{F}	2.0	Y		- ,
D Q L C B	2.0	Y	> compressed ?	insts.
Q	2.0	Y	-) (Or proposor .	1 1 1 1 1 1 27
L	0.0	N	500	rodus insts in 16 bits instead of 32
C	2.0	Y	4 17	1800C) [1(11) ···(
В	0.0	N	<i>+</i> <	sches rate spale
	0.0	N	nutor 1	44-7 (8) - 7 (8)
T	0.0	N	- M	octes code space one compley to decode
P	0.1	IN I	•	
V	0.2	N		
N	1.1	N		