Discussion 1: Chisel + VLSI

Thursday, January 10, 2019 12:24 PM

Outline

Frontend

- VLSI design flow
- Chisel intro
- Lab 1 details

VLSI design flow

decide on Softwere for components
Ly hardwere description language (HDL)
- simulation > specify "gates"

Ly abstract away wires, etc.

- Design Specification

by RISC-V

Behaviour Specification

Behaviour Specification

RTL (register transfer logic)

RTL (register transfer logic)

RTL (specification)

Physially place wires/


Components/ transistors


Werification

gale-level net list

gale-level net list


Standard Cells





https://fuse.wikichip.org/news/2004/iedm-2018-intels-10nm-standard-cell-library-and-power-delivery

Photolithography




Chisel

https://chisel.eecs.berkeley.edu/ SCAIA front:onal + pure Object oriented Domain-specific language in Scala

use sinsularity container siderified in lab

Lab 1



memory

Data

Figure 04-01

memory

Register#