


# Lecture 4: Instruction sets + RISC-V

Monday, January 14, 2019 9:03 AM

## Outline

- What is an ISA?
- RISC-V
  - Features
  - Extensions
  - User-mode vs privileged
- Other ISAs
- HLL to machine code



## ISAs

What is an ISA?

Instruction set architecture

Encodes operations (machine encoding)

Contract between hardware and the software

Parts of ISA?

Registers (# of, size, behavior)

Hardware/software stack

Interface

Memory interface


- ↳ addresses
- ↳ "word" size
- ↳ consistency
- ↳ virtual memory

Power modes/control

Input/output → interacting w/ other devices

- ↳ interrupts

What is part of an ISA?



11 1: RISC


What...

↳ Reduced instruction set computer  
alternative → CISC or complex inst. set computer

## RISC-V

RISC?

John Hennessy and David Patterson 2017 ACM A.M. Turing Award Lecture




CISC → do lots w/  
one instruction  
Programming w/ assembly  
language

Technology changed  
new compiler tech

Open source ISA → a specification

Extensibility

not hardware impl



immediate

easy for hardware

- simple
- source / dest, etc all in same place
- all inst. are the same size (fixed length inst set)
- sign extend w/ bit 31

Chisel code

```
Val inst = Wire(UInt(32))
Val opcode = inst(6, 0)
Val rs2 = inst(24, 20)
```

x86 variable length: 8-bits to 264 bits  
↳ one positive → code density

## Instruction types

See page 16 Figure 2.3 in RISC-V reader or page 104 table 19.2 in RISC-V user-mode spec.

spec.	funct7	funct3				
R-type						
	0000000	rs2	rs1	000	rd	0110011 ADD
	0100000	rs2	rs1	000	rd	0110011 SUB
	0000000	rs2	rs1	001	rd	0110011 SLL
	0000000	rs2	rs1	010	rd	0110011 SLT
	0000000	rs2	rs1	011	rd	0110011 SLTU
	0000000	rs2	rs1	100	rd	0110011 XOR
	0000000	rs2	rs1	101	rd	0110011 SRL
	0100000	rs2	rs1	101	rd	0110011 SRA
	0000000	rs2	rs1	110	rd	0110011 OR
	0000000	rs2	rs1	111	rd	0110011 AND

## Memory instructions

	imm[11:0]		rs1	000	rd	0000011	LB
	imm[11:0]		rs1	001	rd	0000011	LH
	imm[11:0]		rs1	010	rd	0000011	LW
	imm[11:0]		rs1	100	rd	0000011	LBU
	imm[11:0]		rs1	101	rd	0000011	LHU
	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

## Branch instructions

imm[12:10:5]		rs2	rs1	000	imm[4:1:11]	1100011	BEQ
imm[12:10:5]		rs2	rs1	001	imm[4:1:11]	1100011	BNE
imm[12:10:5]		rs2	rs1	100	imm[4:1:11]	1100011	BLT
imm[12:10:5]		rs2	rs1	101	imm[4:1:11]	1100011	BGE
imm[12:10:5]		rs2	rs1	110	imm[4:1:11]	1100011	BLTU
imm[12:10:5]		rs2	rs1	111	imm[4:1:11]	1100011	BGEU

## Immediate instructions

imm[31:12]		rd	0110111	LUI
imm[31:12]		rd	0010111	AUIPC

imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI

## Jump and link

imm[20:10:11:19:12]				rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR

## Extensions

Base	Version	Frozen?
RV32I	2.0	Y
RV32E	1.9	N
RV64I	2.0	Y
RV128I	1.7	N
Extension	Version	Frozen?
M	2.0	Y
A	2.0	Y
F	2.0	Y
D	2.0	Y
Q	2.0	Y
L	0.0	N
C	2.0	Y
B	0.0	N
J	0.0	N
T	0.0	N
P	0.1	N
V	0.2	N
N	1.1	N

DI NO CPU → RV32I

Book

RV64I

RV64IMAFD → RV64G

RV64GC

mult  
atomic  
float

→ compressed insts

↳ encodes insts in 16 bits instead of 32

+ Saves code space  
- more complex to decode

vector