

Discussion 1: Chisel + VLSI

Thursday, January 10, 2019 12:24 PM

Outline

- VLSI design flow
- Chisel intro
- Lab 1 details

VLSI design flow

decide on software for components

↳ hardware description language (HDL)

- simulation

↳ specify "gates"

↳ in higher level
↳ abstract away wires, etc

- Design specification

↳ RISC-V

Behavioral spec

RTL (register transfer logic)

HDL specification

Verification

C++/Python
Simulation model

timing, area, ~power

→ fab

layout Place/route

Physically place wires/
components/transistors


verification


gate-level netlist

Back flow

Front end


Standard Cells





<https://fuse.wikichip.org/news/2004/iedm-2018-intels-10nm-standard-cell-library-and-power-delivery>

Photolithography




Chisel

<https://chisel.eecs.berkeley.edu/>

Scala functional
+ pure object oriented

Domain-specific language in Scala

use singularity container specified in lab



Lab 1

Filling in the diagram (part 2)





Figure 04-01