

Discussion 3: Single cycle + Performance

Thursday, January 24, 2019 1:54 PM

Outline

- Lab 2 overview
- More on single cycle CPU control
- Revisit the Iron Law
- Single cycle CPU performance

lab 2 posted

→ github.com/VPteaching/dino-cpu



↳ master has been updated

→ full application


↳ if problems → post on piazza

→ Don't change I/O

→ I'll be adding docs from last lecture soon



if ($R[rs1]$ or $R[rs2]$)
 $PC = PC + imm$
else
 $PC = PC + 4$



$$R[r_d] = p_c + \text{imm}$$

Ja! r

$$p_c = R[r s] + t_{\text{imm}}$$
$$R[r d] = p_{c14}$$

$$\frac{\text{seconds}}{\text{cycle}} \times \frac{\text{cycles}}{\text{inst}} \times \frac{\text{inst}}{\text{program}} = \text{seconds} / \text{program}$$

↑
technology
impl.


↑
Micro
arch
impl.

↑
program/
compiler/
ISA

$\frac{8 \times 10^6}{13.1 \mu s} \times 1 \times 10,000 \text{ inst} = 8.1 \text{ Mops}$

13.1 μs load inst


Diagram: A box labeled "control" is connected to a box labeled "ALU ctrl". Above the "control" box is the label "sops". Above the "ALU ctrl" box is the label "lop".



R type \rightarrow 810 ps 870 ps
looking for worst case

lw \rightarrow 1310 ps \rightarrow 760 MHz worst case

jalu \rightarrow ~810 ps



$$\text{Perf} = 500 \text{ ps} \times \text{CPI} \times 10,000 \text{ insts}$$

5/cycle 4.5

$$= 22.50 \mu\text{s}$$

26 Hz
50% rtype \rightarrow 4 cycles
50% lw \rightarrow 5 cycles