
Wednesday, January 30, 2019 10:38 AM



7. Processor A can run 1 billion instructions in 0.5 seconds at a frequency of 500 MHz. You are proposing a pipelined design for a new processor, design B. Your processor has a CPI of 4. The company you work for will not release a new design unless it has at least a 1.5x speedup compared to processor A. What is your target frequency?

 $t = \frac{6eC}{Cycle} \cdot \frac{cycles}{inst} \cdot inst$  Speedup =  $\frac{000}{new}$   $1.5x = \frac{0.5}{b_{new}} \Rightarrow t_{new} = \frac{1}{3}s$   $8 = \frac{1}{3} = \frac{1}{3} \cdot \frac{1}{$ 

25

7 redused

7 (omplex

25. RISC instructions tend to be less "powerful" than CISC instructions, thus it takes more RISC instructions to write a program compared to the same program written for a CISC architecture. How are RISC architectures faster than CISC architectures despite this problem?

freq can be higher of RTSC -> longest inst less fine for RTSC then longest inst for CISC

CPI > lower for RISC

L7 (ISC inst migh take many cycles to complete

RISC-7 can better utilize hardware (nothing is idle)

-> When Splitting into Stages you want all Stages to be equal in the

need balanced pipeline Since freq/cycle time set by longest stage

11. With our canonical five-stage pipeline, what's the maximum number of instructions that we can run at once? How many could we potentially execute at once with a twenty-stage pipeline?

For the next two questions, examine the following five-stage pipeline. The time it takes for each stage to execute is below.

• Fetch: 220 ps

• Decode: 180 ps

• Execute: 420 ps Get > Cycle fine • Memory: 210 ps

• Writeback: 190 ps

Retch 720 decode 180

Ex 1 210 te split execute into 2 Ex 2 210 te stages M 210 WB 190 gald extra registers

12. Why is the pipeline above not balanced?

13. Suggest two ways that we can make this pipeline balanced.

factor 2 is a good Ne of thunb


Mtms 4005>

	tim	1	7	3	4	5	(
(/ //	add	fe+ch	duale fetch	E	M E	WB M	(Tw
	1W		Peter	F	D	E	M E
	or and				4	F	D E

Irst pr (yele >) 1 Ly throughput

lateray =7 time from start to





16. Why should security be considered as a first-order design constraint when designing a new chip or architecture?

very difficult to fix Ww security bugs

Por I want to love data

Ly privacy

Integrity of data

14. Amdahl's law is a mathematical representation of what common computer design principle?

Parallization is Ok In make the common case fast