# Troca de Contexto no Kernel Linux - Estudo de Arquiteturas

Lucas Reis Jonathas Silveira

**Tópicos em Sistemas Operacionais** 

## Agenda

- Relembrando...
- Metodologia
- Problemas de Desenvolvimento
- Estudo do Kernel
- Resultados
  - Experimentos
  - Scripts
- Conclusão

## Relembrando...

- Estudo de troca de contexto do kernel Linux em três arquiteturas
  - ARM (Raspberry Pi 3)
  - o RISC-V (QEMU)
  - o x86\_64 (i7 16Gb)
- Estudo do Kernel Linux para análise
- Geração de benchmarks e comparação de resultados

## Metodologia

- Leitura do código do kernel para troca de contexto
- Benchmarks de análise de desempenho de troca de contexto
- Validação dos resultados pela comparação do estudo

## Metodologia - Hardware

- X86
  - o Intel i7 4770
  - Ubuntu 18 LTE
  - Kernel 4.15
- ARM
  - Raspberry Pi 3 Model b Cortex A53
  - Ubuntu Server 18 LTE
  - o Kernel 4.15
- RISC-V
  - QEMU
  - o Berkley bootloader, Busybear Root Filesystem
  - o Kernel 4.18 e 5.4

## Metodologia - Benchmarks

- LMBench3
  - Troca de contexto entre diversos processos, variando quantidade e tamanho dos processos
- Eli Bendersky Benchmarks
  - Troca de variáveis entre processos
  - Ping-Pong usando Pipe

## Problemas no Desenvolvimento

- Alta complexidade de ambientes de simulação (rv8 e QEMU)
  - Documentação escassa
  - Código desatualizado
  - Root filesystem limitado (busybear)
  - o Problemas na configuração da interface de rede
- Dificuldades para mensurar troca de contexto


## Problemas de mensurar a troca



## Problemas de mensurar a troca

- Dados desnecessários do processo antigo substituídos gradativamente pelos dados do outro processo
- Escalonando em um sistema multicore

Fixar um processador
Processos que trocam
dados via pipe
Processos que possuem
uma variável em comum



#### Estudo do Kernel

- Trocas de contexto divididas em duas etapas
  - context\_switch() Independente de arquitetura
  - switch\_to() Dependente de arquitetura

```
static always inline struct rq *
context_switch(struct rq *rq, struct task_struct *prev,
                 struct task struct *next, struct rq flags *rf)
          struct mm_struct *mm, *oldmm;
          prepare task switch(rq, prev, next);
          mm = next->mm:
          oldmm = prev->active mm;
          arch start context switch(prev);
          if (!mm) {
                     next->active mm = oldmm;
                     mmgrab(oldmm);
                     enter_lazy_tlb(oldmm, next);
                     switch mm irqs off(oldmm, mm, next);
          if (!prev->mm) {
                     prev->active mm = NULL;
                     rq->prev mm = oldmm;
          rq->clock update flags &= ~(RQCF ACT SKIP|RQCF REQ SKIP);
          prepare lock switch(rq, next, rf);
          switch_to(prev, next, prev);
          barrier();
          return finish task switch(prev);
```

## **x86**

```
* %rdi: prev task
 * %rsi: next task
ENTRY(__switch_to_asm)
       UNWIND_HINT_FUNC
         * Save callee-saved registers
         * This must match the order in inactive task frame
        pushq
               %rbp
        pushq
                %rbx
        pushq
               %r12
        pushq
                %r13
                %r14
        pushq
        pushq
               %r15
        /* switch stack */
                %rsp, TASK_threadsp(%rdi)
       movq
                TASK_threadsp(%rsi), %rsp
        mova
#ifdef CONFIG_CC_STACKPROTECTOR
                TASK_stack_canary(%rsi), %rbx
        mova
                %rbx, PER_CPU_VAR(irq_stack_union)+stack_canary_offset
       mova
#endif
```

```
#ifdef CONFIG_RETPOLINE
    /*
    * When switching from a shallower to a deeper call stack
    * the RSB may either underflow or use entries populated
    * with userspace addresses. On CPUs where those concerns
    * exist, overwrite the RSB with entries which capture
    * speculative execution to prevent attack.
    */
    FILL_RETURN_BUFFER %r12, RSB_CLEAR_LOOPS, X86_FEATURE_RSB_CTXSW
#endif
```

/\* restore callee-saved registers \*/

%r15

%r14

%r13

%r12

%rbx

%rbp

\_\_switch\_to

popq

popq

popq


popq

popq

popq

jmp

END(\_\_switch\_to\_asm)



## **ARM**

```
#define switch_to(prev,next,last)
do {
    __complete_pending_tlbi();
    last = __switch_to(prev,task_thread_info(prev), task_thread_info(next));
} while (0)
```

```
_notrace_funcgraph struct task_struct *__switch_to(struct task_struct *prev,
                              struct task_struct *next)
      struct task_struct *last;
      fpsimd_thread_switch(next); //contexto de instruções SIMD
      tls_thread_switch(next); /thread local storage
      hw_breakpoint_thread_switch(next); //breakpoints para debugging
      contextidr_thread_switch(next); //registrador de controle de identificador de thread (debugging)
      entry_task_switch(next); //restaura copia do SP
      uao_thread_switch(next); //user access override state (debugging)
       * Complete any pending TLB or cache maintenance on this CPU in case
       * the thread migrates to a different CPU.
       * This full barrier is also required by the membarrier system
       * call.
      dsb(ish);
      /* the actual thread switch */
      last = cpu_switch_to(prev, next);
      return last;
```

```
ENTRY(cpu_switch_to)
             x10, #THREAD_CPU_CONTEXT
      mov
      add
             x8, x0, x10
             x9, sp
      mov
             x19, x20, [x8], #16 // store callee-saved registers
      stp
             x21, x22, [x8], #16
      stp
             x23, x24, [x8], #16
      stp
             x25, x26, [x8], #16
      stp
      stp
             x27, x28, [x8], #16
             x29, x9, [x8], #16
      stp
             lr, [x8]
      str
      add
             x8, x1, x10
             x19, x20, [x8], #16 // restore callee-saved registers
      1dp
      ldp
             x21, x22, [x8], #16
             x23, x24, [x8], #16
      ldp
             x25, x26, [x8], #16
      ldp
      ldp
             x27, x28, [x8], #16
      1dp
             x29, x9, [x8], #16
      ldr
             lr, [x8]
             sp, x9
      mov
      msr
             sp_el0, x1
      ret
ENDPROC(cpu_switch_to)
```

## RISC-V - Kernel 4.19

```
#define switch_to(prev, next, last)
do {
    struct task_struct *__prev = (prev);
    struct task_struct *__next = (next);
    __switch_to_aux(__prev, __next);
    ((last) = __switch_to(__prev, __next));
} while (0)
```

fstate\_save(prev, regs);

fstate\_restore(next, task\_pt\_regs(next));

```
/* Save context into prev->thread */
li
     a4, TASK THREAD RA
add a3, a0, a4
add a4, a1, a4
REG S ra, TASK THREAD RA RA(a3)
REG_S sp, TASK_THREAD_SP_RA(a3)
REG S s0, TASK THREAD S0 RA(a3)
REG S s1, TASK THREAD S1 RA(a3)
REG S s2, TASK THREAD S2 RA(a3)
REG S s3, TASK THREAD S3 RA(a3)
REG S s4, TASK THREAD S4 RA(a3)
REG_S s5, TASK_THREAD_S5_RA(a3)
REG S s6, TASK THREAD S6 RA(a3)
REG S s7, TASK THREAD S7 RA(a3)
REG S s8, TASK THREAD S8 RA(a3)
REG S s9, TASK THREAD S9 RA(a3)
REG S s10, TASK THREAD S10 RA(a3)
REG S s11, TASK THREAD S11 RA(a3)
/* Restore context from next->thread */
REG L ra, TASK THREAD RA RA(a4)
REG_L sp, TASK_THREAD_SP_RA(a4)
REG L s0, TASK THREAD S0 RA(a4)
REG L s1, TASK THREAD S1 RA(a4)
REG L s2, TASK THREAD S2 RA(a4)
REG L s3, TASK THREAD S3 RA(a4)
REG L s4, TASK THREAD S4 RA(a4)
REG L s5, TASK THREAD S5 RA(a4)
REG L s6, TASK THREAD S6 RA(a4)
REG L s7, TASK THREAD S7 RA(a4)
REG_L s8, TASK_THREAD_S8_RA(a4)
REG L s9, TASK THREAD S9 RA(a4)
REG L s10, TASK THREAD S10 RA(a4)
REG L s11, TASK THREAD S11 RA(a4)
```

ENTRY( switch to)

```
/* Swap the CPU entry around. */
        lw a3, TASK_TI_CPU(a0)
        lw a4, TASK_TI_CPU(a1)
        sw a3, TASK_TI_CPU(a1)
        sw a4, TASK_TI_CPU(a0)
#if TASK_TI != 0
#error "TASK TI != 0: tp will contain a 'struct thread info', not a 'struct task struct' so
get_current() won't work."
        addi tp, a1, TASK_TI
#else
        move tp, a1
#endif
        ret
ENDPROC(__switch_to)
```

## RISC-V - Kernel 5.4

```
#define switch_to(prev, next, last)
do {
    struct task_struct *__prev = (prev);
    struct task_struct *__next = (next);
    if (has_fpu)
        __switch_to_aux(__prev, __next);
    ((last) = __switch_to(__prev, __next));
} while (0)
```

## Resultados


- Experimentos
  - Eli Benderky Benchmark
  - LMBench
- Ferramentas do Linux para medir
  - Perf
  - pidstat
- Scripts
  - ctx\_stats.sh
  - ctx\_v0.sh

https://github.com/JEvSilv/sotopics

#### Resultados - Eli Benderky Benchmark

	Iterações	Switches
thread-switch-condvar	100000	200000
thread-switch-pipe	100000	200000


#### Eli Benderky Benchmark




### Resultados - Eli Benderky Benchmark + Projeção com Perf


Samples:	725K of event 'co	ontext-switches', Ev	vent count (approx.): 9939292
<b>Overhead</b>	Command	Shared Object	Symbol
49,15%	swapper	[kernel.kallsyms]	<pre>[k] schedule_idle</pre>
13,45%	rcu_sched	[kernel.kallsyms]	[k] schedule
9,40%	mendeleydesktop	[kernel.kallsyms]	[k] schedule
3,70%	TeamViewer	[kernel.kallsyms]	[k] schedule
3,18%	teamviewerd	[kernel.kallsyms]	[k] schedule
3,07%	containerd	[kernel.kallsyms]	[k] schedule
2,98%	dockerd	[kernel.kallsyms]	[k] schedule
2,21%	compiz	[kernel.kallsyms]	[k] schedule
1,58%	Xorg	[kernel.kallsyms]	[k] schedule
0,93%	kworker/u16:0	[kernel.kallsyms]	[k] schedule
0,82%	kworker/u16:1	[kernel.kallsyms]	[k] schedule
0,70%	kworker/u16:2	[kernel.kallsyms]	[k] schedule
0,70%	gmain	[kernel.kallsyms]	[k] schedule
0,63%	kworker/u16:3	[kernel.kallsyms]	[k] schedule

	12h	1 dia	1 mês	1 ano
ARM	70.605 s	2.335 min	1.67 h	20,04 h
X86	23.003 s	1.1 min	30.30 min	6.06 h
RISC-V 4.19	533.248 s	8.887 min	4.443 h	2.22 dias
RISC-V 5.4	7479.665 s	4.16 h	5.2 dias	62.4 dias







**RISC-V 4.19 Context Switching Measurement LMBench3** 





**RISC-V 5.4 Context Switching Measurement LMBench3** 




## Resultados - Comparação









```
ctx_stats.sh
#!/bin/bash
`ls /proc/|cat| grep ^[0-9]*$ > pids`
NUM PIDS=$(cat pids | wc -1)
for (( i=1; i<=$NUM PIDS; i++))</pre>
do
  PID=$(cat pids | sed -n ${i}p)
  NAME=$(cat /proc/${PID}/status | grep Name)
  CTX=$(cat /proc/${PID}/status | grep ctx)
  echo "-----"
  echo $NAME
  echo $CTX
  echo "-----"
done
rm pids
```

## Conclusão

- Surpreendente velocidade do x86
- Difícil métrica de desempenho para simulação
- ARM e x86
  - Quando se transfere poucos dados entre poucos processos a latência não sofre tanto impacto
- X86
  - Melhor performance
  - Resultado surpreendente, apesar da complexidade da troca
- RISC-V: quantidade de processos não influenciaram tanto no resultado
  - Versão 4.19 chega ser melhor que ARM
  - Versão 5.4 perde para todos
    - Overhead de simulação
- Potencia do processador

Perguntas?

Obrigado pela atenção!