

# FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators

Shuao Jia  
Beijing University of Posts and Telecommunications

# Outline

- Background & Motivation
- The Challenge
- Overview of FADiff
- Methodology
  - Unified Representation
  - Differentiable Cost Model
  - Constraints & Optimization
- Evaluation and Results
- Conclusion

# Outline


- Background & Motivation
- Overview of FADiff
- Methodology
  - Unified Representation
  - Differentiable Cost Model
  - Constraints & Optimization
- Evaluation and Results
- Conclusion

# Deploying Large Models on Edge Accelerators

The Workload Demand (e.g. GPT-3)	Hardware (e.g., Gemmini)
<b>Model Scale:</b> Large Language Models	<b>Target Device:</b> Edge Tensor Accelerators
<b>Workload Type:</b> <ul style="list-style-type: none"><li>• GPT-3 (6.7B Parameters)</li><li>• Transformer Layers (MHA + FFN)</li></ul>	<b>Compute Resources:</b> <ul style="list-style-type: none"><li>• <b>16x16</b> to <b>32x32</b> Systolic Array</li><li>• Limited PE Parallelism</li></ul>
<b>Memory Footprint:</b> <ul style="list-style-type: none"><li>• Gigabytes of Weights &amp; Activations</li><li>• High Bandwidth Requirement</li></ul>	<b>On-Chip Memory (SRAM):</b> <ul style="list-style-type: none"><li>• L1 Buffer: <b>8 KB - 64 KB</b></li><li>• L2 Buffer: <b>8 KB - 512 KB</b></li></ul>
<b>Goal:</b> High Throughput & Low Latency	<b>Bottleneck:</b> DRAM Bandwidth & Capacity

Deploying GB-scale models on KB-scale buffers creates a massive efficiency gap. We must optimize data movement


# The Coupled Design Space: Mapping & Fusion



# Limitations of SOTA

**1. Heuristic/Learning-based (e.g., TVM, BO, GA):** Limited exploration due to scalability barriers ( $O(N^3)$  cost)


**2. Existing Differentiable Methods (e.g., DOSA):** Confined to single-layer optimization; cannot handle discrete fusion.



# Outline

- Background & Motivation
- **Overview of FADiff**
- Methodology
  - Unified Representation
  - Differentiable Cost Model
  - Constraints & Optimization
- Evaluation and Results
- Conclusion

# FADiff: A Unified Differentiable Optimization Framework





# Outline

- Background & Motivation
- Overview of FADiff
- **Methodology**
  - **Unified Representation**
    - Differentiable Cost Model
    - Constraints & Optimization
- Evaluation and Results
- Conclusion

## Intra-Layer Mapping (Integer Tiling)

**Problem:** Tiling factors  $T_{d,m}$  must be discrete integers (divisors of loop size).

**Solution:** Gumbel-Softmax Relaxation.

- Assign a logit to each candidate divisor based on proximity.
- Sample a differentiable probability vector  $p_j$
- Calculate the expected value:  $\hat{d} = \sum p_j \cdot d_j$

**Result:** The tiling factor becomes a weighted sum, allowing gradients to flow to the logits.

# Inter-Layer Fusion (Fusion Strategy)

**Problem:** Fusion is inherently binary (Yes/No).

**Solution:** Continuous Variable  $\sigma_i \in [0,1]$ .

- $\sigma_i \approx 0$ : No fusion (DRAM Write-back).
- $\sigma_i \approx 1$ : Full fusion (On-chip Reuse).

**Result:** Fusion becomes a continuous "degree of reuse," enabling joint optimization with mapping.


# Outline

- Background & Motivation
- Overview of FADiff
- Methodology
  - Unified Representation
  - **Differentiable Cost Model**
  - Constraints & Optimization
- Evaluation and Results
- Conclusion

# Intra-Layer Data Fill Traffic Model

- **Fill Traffic:**

- Traffic from higher level  $i + 1$  to lower level  $i$ .
- Formula:  $Fill(L_i, T) = TileSize(i, T) \times FetchCount(i, T)$




# Intra-Layer Data Read Traffic Model

- **Inter-Memory Reads (Data Transfer):**

- Transferring tiles from lower-level memory (e.g., DRAM) to higher-level (e.g., Scratchpad).
- Formula:  $Read(L_{i+1}, T) = TileSize(i, T) \cdot FetchCount(i, T)$

- **PE-Supplying Reads (Computation Feed)**

- Data fed directly into the PE array for computation.
- Formula:  $Read(L_i, T) = \frac{Ops}{Bcast_T}$
- The Spatial Broadcast Factor ( $Bcast_T$ ):
  - Quantifies spatial data reuse (e.g., broadcasting weights across rows).
  - Definition:  $Bcast_T = \prod_{d \in dims(T)} T_{s,d,m}$




# Intra-Layer Data Write back Traffic Model

- **Accumulation Write-back (PE to L1):**

- Moving partial sums from PEs to the Accumulator.
- Formula:  $WriteBack(L_1, T) = \frac{Ops}{Reducer}$
- The Spatial Reduction Factor (*Reducer*):
  - Definition:  $Reducer = \prod_{d \in dims(T)} T_{s,d,m}$

- **Inter-Memory Write-back (L1 to DRAM)**

- Off-loading completed output tiles to main memory.
- Constraint: Outputs typically bypass the L2 Scratchpad.
- Formula:  $WriteBack(L_i, T) = TileSize(i, T) \cdot WriteCount(i, T)$



# Fusion-Aware Inter-Layer Traffic


The Fusion Variable  $\sigma_i \in [0, 1]$  modulates the traffic boundary.

- **Output Traffic (Layer  $i$ )**

- Instead of writing everything to DRAM, we split the flow:
- To DRAM (Write-back):  $WriteBack(L_3) = (1 - \sigma_i) \cdot WriteBack_{baseline}$
- To Next Layer (On-chip Copy):  $Copy(L_1 \rightarrow L_2) = \sigma_i \cdot WriteBack_{baseline}$

- **Input Traffic (Layer  $i + 1$ )**

- The next layer reads less from DRAM because it gets data from the previous layer:
- From DRAM (Fill):  $Fill(L_2) = (1 - \sigma_i) \cdot Fill_{baseline}$



$\sigma$ : fraction of activations reused on-chip



# Energy & Latency Aggregation

- **Latency Model (Roofline-based)**

- Assumes overlap between compute and memory.
- Formula:  $Latency = \sum_i \max\left(\frac{Ops}{PEs}, \max_m \frac{Access(L_m)}{BW_m}\right)$

- **Energy Model**

- Sum of dynamic energy components.
- Formula:  $Energy = E_{compute} + \sum_m Access(L_m) \cdot EPA_m$

# Outline

- Background & Motivation
- Overview of FADiff
- **Methodology**
  - Unified Representation
  - Differentiable Cost Model
  - **Constraints & Optimization**
- Evaluation and Results
- Conclusion

# Constrained Optimization

- **The Total Loss Function:**

- Formula:  $Loss = \underbrace{EDP}_{\text{Performance}} + \lambda \cdot \left( \underbrace{P_{map} + P_{mem} + P_{align}}_{\text{Constraints}} \right)$

- **Constraint I: Mapping Validity ( $P_{map}$ )**

- **Tiling Validity:**

- Tiling factors must be  $\geq 1$ .

- Formula:  $P_{valid} = \sum \left( \max(0, 1 - T_{d,m}) \right)^2$

- **Spatial Resource Limit:**

- Parallelism cannot exceed physical PE array size ( $N_{PE}$ )

- Formula:  $P_{spatial} = \left( \max(0, \prod T_{s,d,m} - N_{PE}) \right)^2$

# Fusion Constraints (Memory & Alignment)


- **Constraint II: Memory Capacity ( $P_{mem}$ ):**
  - For any fused group  $G$ , total resident data must fit in the buffer capacity  $C_i$ .
  - **Formula:**  $P_{mem} = (\max(0, \text{SizeReq}(G) - C_i))^2$
- **Constraint III: Adjacent-Tile Alignment ( $P_{align}$ )**
  - Ensures the tiling factors constitute a legal schedule.
  - **Formula:**  $P_{align}(G) = \sum_{(v_i, v_{i+1}) \in G} \|o_{v_i} - i_{v_{i+1}}\|_2^2$

# Outline

- Background & Motivation
- Overview of FADiff
- Methodology
  - Unified Representation
  - Differentiable Cost Model
  - Constraints & Optimization
- **Evaluation and Results**

# Experimental Setup & Validation

Hardware Platform	Accelerator	Gemmini Accelerator
Configurations	Config A (Large)	<ul style="list-style-type: none"> <li>• Array: <math>32 \times 32</math></li> <li>• Memory: 512KB L2</li> <li>• Target: High-end Edge</li> </ul>
	Config B (Small)	<ul style="list-style-type: none"> <li>• Array: <math>16 \times 16</math></li> <li>• Memory: 8KB L2</li> <li>• Target: TinyML / IoT</li> </ul>
Workloads	CNNs	ResNet18, VGG16/19, MobileNetV1
	LLM	GPT-3 6.7B
Baselines	Heuristic	<ul style="list-style-type: none"> <li>• Genetic Algorithm (GA)</li> <li>• Bayesian Optimization (BO)</li> </ul>
	Gradient-based	• DOSA (Layer-wise SOTA)




**Figure 3: Comparison of Z-score normalized trend. Left: two-layer fusion. Right: three-layer fusion.**

# Main Results

Table 1: EDP Comparison Across Models and Gemini Configurations.

Model	Large-Gemmini				Small-Gemmini			
	MICRO'23 [8]	BO [15]	GA [16]	FADiff	MICRO'23 [8]	BO [15]	GA [16]	FADiff
GPT-3 6.7B	$1.59 \times 10^{13}$	$3.67 \times 10^{14}$	$2.42 \times 10^{14}$	$1.15 \times 10^{13}$	$6.14 \times 10^{13}$	$3.69 \times 10^{15}$	$2.05 \times 10^{15}$	$4.65 \times 10^{13}$
VGG19	$1.16 \times 10^{13}$	$3.31 \times 10^{14}$	$2.29 \times 10^{14}$	$9.62 \times 10^{12}$	$1.99 \times 10^{13}$	$8.37 \times 10^{14}$	$6.41 \times 10^{14}$	$1.66 \times 10^{13}$
VGG16	$6.82 \times 10^{12}$	$1.82 \times 10^{14}$	$8.65 \times 10^{13}$	$6.16 \times 10^{12}$	$9.70 \times 10^{12}$	$6.44 \times 10^{14}$	$4.84 \times 10^{14}$	$8.33 \times 10^{12}$
MobileNetV1	$2.29 \times 10^{11}$	$1.60 \times 10^{13}$	$9.11 \times 10^{12}$	$1.67 \times 10^{11}$	$1.44 \times 10^{12}$	$2.60 \times 10^{13}$	$2.53 \times 10^{13}$	$1.37 \times 10^{12}$
ResNet18	$2.21 \times 10^{10}$	$4.03 \times 10^{12}$	$2.98 \times 10^{12}$	$2.07 \times 10^{10}$	$2.23 \times 10^{10}$	$8.13 \times 10^{12}$	$9.26 \times 10^{12}$	$2.13 \times 10^{10}$
Average	$6.91 \times 10^{12}$	$1.80 \times 10^{14}$	$1.14 \times 10^{14}$	$5.49 \times 10^{12}$	$1.85 \times 10^{13}$	$1.04 \times 10^{15}$	$6.42 \times 10^{14}$	$1.46 \times 10^{13}$

# Main Results



**Figure 4: EDP vs. optimization time for GA, BO, and our gradient-based method; with the same time budgets, our method converges faster to lower EDP.**