

26.4 3D V-Cache: The Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7nm x86-64 CPU

John Wu¹, Rahul Agarwal², Michael Ciraula¹, Carl Dietz¹, Brett Johnson¹,
Dave Johnson¹, Russell Schreiber³, Raja Swaminathan³, Will Walker¹,
Samuel Naffziger¹

¹AMD, Fort Collins, CO

²AMD, Santa Clara, CA

³AMD, Austin, TX

AMD's V-Cache is a 3D stacked product that attaches additional cache onto a high-performance processor through hybrid bonding, a technology that offers significant bandwidth and power benefits over state-of-the-art uBump based approaches. V-Cache expands Zen3's on-die L3 Cache from 32MB to 96MB, providing up to 2TB/s of bandwidth and 15% average gaming performance uplift. This paper describes the hybrid bonding technology components, provides insight into the V-Cache's architecture and design, discusses the associated DFT implications, and offers measured performance results.

This paper is presentation-only.
