

Projektowanie systemów cyfrowych przy użyciu języków wysokiego poziomu ESL

Raport z wykonanych instrukcji


Jarosław Gawlik

Nr albumu: 294139

Elektronika


Background information

A small tutorial on generators



```
1 def function():
2     for i in range(5):
3         return i
4
5
6 print(function())
7
```

Po uruchomieniu symulacji otrzymano:



```
0
Process finished with exit code 0
```

```
_main_.py x
1  def generator():
2      for i in range(5):
3          yield i
4
5      print(generator())
6
7
```

Po uruchomieniu symulacji otrzymano:

```
<generator object generator at 0x0000002D2D7996660>
Process finished with exit code 0
```

Introduction to MyHDL


A basic MyHDL simulation

```
main.py x
1  from myhdl import block, delay, always, now
2
3  @block
4  def HelloWorld():
5
6      @always(delay(10))
7      def say_hello():
8          print("%s Hello World!" % now())
9
10     return say_hello
11
12
13     inst = HelloWorld()
14     inst.run_sim(30)
15
16
```

Po uruchomieniu symulacji otrzymano:

```
10 Hello World!  
20 Hello World!  
30 Hello World!  
<class 'myhdl._SuspendSimulation'>: Simulated 30 timesteps  
  
Process finished with exit code 0
```

Signals and concurrency




```
main.py x  
1  from myhdl import block, Signal, delay, always, now  
2  
3  @block  
4  def HelloWorld():  
5  
6      clk = Signal(0)  
7  
8      @always(delay(10))  
9      def drive_clk():  
10         clk.next = not clk  
11  
12         @always(clk.posedge)  
13         def say_hello():  
14             print("%s Hello World!" % now())  
15  
16         return drive_clk, say_hello  
17  
18  
19  inst = HelloWorld()  
20  inst.run_sim(50)  
21
```

Po uruchomieniu symulacji otrzymano:

```
<class 'myhdl._SuspendSimulation': Simulated 50 timesteps  
10 Hello World!  
30 Hello World!  
50 Hello World!  
  
Process finished with exit code 0
```

Parameters, ports and hierarchy



```
1  from myhdl import block, delay, instance  
2  
3  
4  @block  
5  def ClkDriver(clk, period=20):  
6  
7      lowTime = int(period / 2)  
8      highTime = period - lowTime  
9  
10     @instance  
11     def drive_clk():  
12         while True:  
13             yield delay(lowTime)  
14             clk.next = 1  
15             yield delay(highTime)  
16             clk.next = 0  
17  
18     return drive_clk  
19  
20
```

```
main.py x Hello.py x ClkDriver.py x
1 from myhdl import block, always, now
2
3
4 @block
5 def Hello(clk, to="World!"):
6
7     @always(clk.posedge)
8     def say_hello():
9         print("%s Hello %s" % (now(), to))
10
11     return say_hello
```


```
main.py x Hello.py x ClkDriver.py x
1 from myhdl import block, Signal
2
3 from ClkDriver import ClkDriver
4 from Hello import Hello
5
6
7 @block
8 def Greetings():
9
10     clk1 = Signal(0)
11     clk2 = Signal(0)
12
13     clkdriver_1 = ClkDriver(clk1) # positional and default association
14     clkdriver_2 = ClkDriver(clk=clk2, period=19) # named association
15     hello_1 = Hello(clk=clk1) # named and default association
16     hello_2 = Hello(to="MyHDL", clk=clk2) # named association
17
18     return clkdriver_1, clkdriver_2, hello_1, hello_2
19
20
21 inst = Greetings()
22 inst.run_sim(50)
23
```

Po uruchomieniu symulacji otrzymano:

```
<class 'myhdl._SuspendSimulation'>: Simulated 50 timesteps  
9 Hello MyHDL  
10 Hello World!  
28 Hello MyHDL  
30 Hello World!  
47 Hello MyHDL  
50 Hello World!
```

Hardware-oriented types

The intbv class




```
main.py x  
1 from myhdl import intbv  
2 if __name__ == "__main__":  
3     a = intbv(24)  
4     print(a.min)  
5     print(a.max)  
6     print(len(a))  
7
```

Po uruchomieniu symulacji otrzymano:

```
None
None
0

Process finished with exit code 0
```



```
main.py x
1   from myhdl import intbv
2   if __name__ == "__main__":
3       a = intbv(24, min=0, max=25)
4       print(a.min)
5       print(a.max)
6       print(len(a))
7
```

Po uruchomieniu symulacji otrzymano:

```
0
25
5

Process finished with exit code 0
```



```
main.py x
1 from myhdl import intbv
2 if __name__ == "__main__":
3     a = intbv(6, min=0, max=7)
4     print(len(a))
5     a = intbv(6, min=-3, max=7)
6     print(len(a))
7     a = intbv(6, min=-13, max=7)
8     print(len(a))
```

Po uruchomieniu symulacji otrzymano:

```
3
4
5

Process finished with exit code 0
```


Bit indexing

```
main.py x
1 from myhdl import bin, intbv
2 if __name__ == "__main__":
3     a = intbv(24)
4     print(bin(a))
5     print(int(a[0]))
6     print(int(a[3]))
7     b = intbv(-23)
8     print(bin(b))
9     print(int(b[0]))
10    print(int(b[3]))
11    print(int(b[4]))
```

Po uruchomieniu symulacji otrzymano:

```
11000
0
1
101001
1
1
0

Process finished with exit code 0
```



```
main.py x
1 from myhdl import bin, intbv
2 if __name__ == "__main__":
3     a = intbv(24)
4     print(bin(a))
5     a[3] = 0
6     print(bin(a))
7     a = intbv(16)
8     b = intbv(-23)
9     print(bin(b))
10    b[3] = 0
11    print(bin(b))
12    b = intbv(-31)
13
```

Po uruchomieniu symulacji otrzymano:

```
11000
10000
101001
100001

Process finished with exit code 0
```


Bit slicing

```
main.py x
1  from myhdl import bin, intbv
2  if __name__ == "__main__":
3      a = intbv(24)
4      print(bin(a))
5      a[4:1]
6      intbv(4)
7      print(bin(a[4:1]))
8      a[4:1] = 0b001
9      print(bin(a))
10     a
11     intbv(18)
12
```

Po uruchomieniu symulacji otrzymano:

```
11000
100
10010

Process finished with exit code 0
```



```
main.py × main_2.py ×
1 from myhdl import bin, intbv
2 if __name__ == "__main__":
3     a = intbv(24)
4     print(bin(a))
5     print(bin(a[4:]))
6     a[4:] = '0001'
7     print(bin(a))
8     a[:] = 0b10101
9     print(bin(a))
10
11
```

Po uruchomieniu symulacji otrzymano:

```
11000
1000
10001
10101

Process finished with exit code 0
```

```

1      from myhdl import bin, intbv
2  ►  if __name__ == "__main__":
3          a = intbv(6, min=-3, max=7)
4          print(len(a))
5          b = a[4:]
6          intbv(6)
7          print(len(b))
8          print(b.min)
9          print(b.max)
10

```

Po uruchomieniu symulacji otrzymano:

```

4
4
0
16

Process finished with exit code 0

```

```

1      from myhdl import bin, intbv
2  ►  if __name__ == "__main__":
3          a = intbv(-3)
4          print(bin(a, width=5))
5          b = a[5:]
6          b
7          print(bin(b))
8

```

Po uruchomieniu symulacji otrzymano:

```
11101
11101

Process finished with exit code 0
```

```
1 from myhdl import bin, intbv
2 if __name__ == "__main__":
3     a = intbv(24)[5:]
4     print(a.min)
5     print(a.max)
6     print(len(a))
7
```

Po uruchomieniu symulacji otrzymano:

```
0
32
5

Process finished with exit code 0
```

Unsigned and signed representation

```
1  from myhdl import bin, intbv
2  ► if __name__ == "__main__":
3      a = intbv(12, min=0, max=16)
4      print(bin(a))
5      b = a.signed()
6      print(b)
7      print(bin(b, width=4))
8
9
```

Po uruchomieniu symulacji otrzymano:

```
1100
c
1100

Process finished with exit code 0
```

Structural modeling

Introduction

```
1  from myhdl import block
2
3  @block
4  def top(...):
5      ...
6      instance_1 = module_1(...)
7      instance_2 = module_2(...)
8      ...
9      instance_n = module_n(...)
10     ...
11     return instance_1, instance_2, ... , instance_n
12
```

Conditional instantiation

```
1  from myhdl import block
2
3  SLOW, MEDIUM, FAST = range(3)
4
5  @block
6  def top(..., speed=SLOW):
7      ...
8      def slowAndSmall():
9          ...
10         ...
11         def fastAndLarge():
12             ...
13         if speed == SLOW:
14             return slowAndSmall()
15         elif speed == FAST:
16             return fastAndLarge()
17         else:
18             raise NotImplementedError
```


Lists of instances and signals

```
1  from myhdl import block, Signal
2
3  @block
4  def top(...):
5
6      din = Signal(0)
7      dout = Signal(0)
8      clk = Signal(bool(0))
9      reset = Signal(bool(0))
10
11     channel_inst = channel(dout, din, clk, reset)
12
13     return channel_inst
14
15
```

```
1  from myhdl import block, Signal
2
3  @block
4  def top(..., n=8):
5
6      din = [Signal(0) for i in range(n)]
7      dout = [Signal(0) for i in range(n)]
8      clk = Signal(bool(0))
9      reset = Signal(bool(0))
10     channel_inst = [None for i in range(n)]
11
12     for i in range(n):
13         channel_inst[i] = channel(dout[i], din[i], clk, reset)
14
15     return channel_inst
16
17
18
```

Inferring the list of instances

```
1  from myhdl import block, instances
2
3  @block
4  def top(...):
5      ...
6      instance_1 = module_1(...)
7      instance_2 = module_2(...)
8      ...
9      instance_n = module_n(...)
10     ...
11     return instances()
12
```

RTL modeling

Combinatorial logic

```
_main_.py x mux.py x
1  import random
2  from myhdl import block, instance, Signal, intbv, delay
3  from mux import mux
4
5  random.seed(5)
6  randrange = random.randrange
7
8  @block
9  def test_mux():
10
11     z, a, b, sel = [Signal(intbv(0)) for i in range(4)]
12
13     mux_1 = mux(z, a, b, sel)
14
15     @instance
16     def stimulus():
17         print("z a b sel")
18         for i in range(12):
19             a.next, b.next, sel.next = randrange(8), randrange(8), randrange(2)
20             yield delay(10)
21             print("%s %s %s %s" % (z, a, b, sel))
22
23     return mux_1, stimulus
24
```

```
__main__.py x mux.py x
1 from myhdl import block, always_comb, Signal
2
3 @block
4 def mux(z, a, b, sel):
5
6     """ Multiplexer.
7
8     z -- mux output
9     a, b -- data inputs
10    sel -- control input: select a if asserted, otherwise b
11
12    """
13
14    @always_comb
15    def comb():
16        if sel == 1:
17            z.next = a
18        else:
19            z.next = b
20
21    return comb
```

Po uruchomieniu symulacji otrzymano:

```
__main__ x
z a b sel
5 4 5 0
3 7 3 0
2 2 1 1
7 7 3 1
3 1 3 0
3 3 6 1
6 2 6 0
1 1 2 1
2 2 2 0
3 0 3 0
2 2 2 1
3 5 3 0
<class 'myhdl.StopSimulation'>: No more events
```

Sequential logic

```
__main__.py x inc.py x
1 import random
2 from myhdl import block, always, instance, Signal, \
3     ResetSignal, modbv, delay, StopSimulation
4 from inc import inc
5
6 random.seed(1)
7 randrange = random.randrange
8
9 ACTIVE_LOW, INACTIVE_HIGH = 0, 1
10
11 @block
12 def testbench():
13     m = 3
14     count = Signal(modbv(0)[m:])
15     enable = Signal(bool(0))
16     clock = Signal(bool(0))
17     reset = ResetSignal(0, active=0, isasync=True)
18
19     inc_1 = inc(count, enable, clock, reset)
20
21     HALF_PERIOD = delay(10)
```

```
23 @always(HALF_PERIOD)
24 def clockGen():
25     clock.next = not clock
26
27 @instance
28 def stimulus():
29     reset.next = ACTIVE_LOW
30     yield clock.negedge
31     reset.next = INACTIVE_HIGH
32     for i in range(16):
33         enable.next = min(1, randrange(3))
34         yield clock.negedge
35     raise StopSimulation()
36
37 @instance
38 def monitor():
39     print("enable count")
40     yield reset.posedge
41     while 1:
42         yield clock.posedge
43         yield delay(1)
44         print(" %s %s" % (int(enable), count))
45
```

```

45
46     return clockGen, stimulus, inc_1, monitor
47
48     tb = testbench()
49     tb.run_sim()

```

Po uruchomieniu symulacji otrzymano:

	enable	count
↓	0	0
↺	1	1
↻	0	1
⌂	1	2
🗑	0	2
	1	3
	1	4
	1	5
	1	6
	1	7
	0	7
	0	7

```

1      0
0      0
1      1
1      2

```

Process finished with exit code 0

Finite State Machine modeling

```
1 import myhdl
2 from myhdl import block, always, instance, Signal, ResetSignal, delay, StopSimulation
3 from fsm import framer_ctrl, t_state
4
5 ACTIVE_LOW = 0
6
7 @block
8 def testbench():
9
10     sof = Signal(bool(0))
11     sync_flag = Signal(bool(0))
12     clk = Signal(bool(0))
13     reset_n = ResetSignal(1, active=ACTIVE_LOW, isasync=True)
14     state = Signal(t_state.SEARCH)
15
16     frame_ctrl_0 = framer_ctrl(sof, state, sync_flag, clk, reset_n)
17
18     @always(delay(10))
19     def clkgen():
20         clk.next = not clk
21
22     @instance
23     def stimulus():
24         for i in range(3):
```

```
25         yield clk.negedge
26         for n in (12, 8, 8, 4):
27             sync_flag.next = 1
28             yield clk.negedge
29             sync_flag.next = 0
30             for i in range(n-1):
31                 yield clk.negedge
32             raise StopSimulation()
33
34     return frame_ctrl_0, clkgen, stimulus
35
36 tb = testbench()
37 tb.config_sim(trace=True)
38 tb.run_sim()
39
40
41
```

```

__main__.py × fsm.py ×
1  from myhdl import block, always_seq, Signal, intbv, enum
2
3  ACTIVE_LOW = 0
4  FRAME_SIZE = 8
5  t_state = enum('SEARCH', 'CONFIRM', 'SYNC')
6
7  @block
8  def framer_ctrl(sof, state, sync_flag, clk, reset_n):
9
10     """ Framing control FSM.
11
12     sof -- start-of-frame output bit
13     state -- FramerState output
14     sync_flag -- sync pattern found indication input
15     clk -- clock input
16     reset_n -- active low reset
17
18     """
19
20     index = Signal(intbv(0, min=0, max=FRAME_SIZE)) # position in frame
21
22     @always_seq(clk.posedge, reset=reset_n)
23     def FSM():
24         if reset_n == ACTIVE_LOW:

```

```

25         sof.next = 0
26         index.next = 0
27         state.next = t_state.SEARCH
28
29     else:
30         index.next = (index + 1) % FRAME_SIZE
31         sof.next = 0
32
33         if state == t_state.SEARCH:
34             index.next = 1
35             if sync_flag:
36                 state.next = t_state.CONFIRM
37
38         elif state == t_state.CONFIRM:
39             if index == 0:
40                 if sync_flag:
41                     state.next = t_state.SYNC
42                 else:
43                     state.next = t_state.SEARCH
44
45         elif state == t_state.SYNC:
46             if index == 0:


```

```

47         if not sync_flag:
48             state.next = t_state.SEARCH
49             sof.next = (index == FRAME_SIZE-1)
50
51         else:
52             raise ValueError("Undefined state")
53
54     return FSM

```

Po uruchomieniu symulacji otrzymano plik testbench.vcd dzięki któremu można zaobserwować przebiegi:



Unit testing

The importance of unit tests

```
1  import unittest
2
3  ▶ class TestGrayCodeProperties(unittest.TestCase):
4
5  ▶     def testSingleBitChange(self):
6      """Check that only one bit changes in successive codewords."""
7
8
9
10 ▶     def testUniqueCodeWords(self):
11     """Check that all codewords occur exactly once."""
12
13
```

```
1  from myhdl import block
2
3  @block
4  def bin2gray(B, G):
5      # DUMMY PLACEHOLDER
6      """ Gray encoder.
7
8      B -- binary input
9      G -- Gray encoded output
10     """
11     pass
12
```

```

1  import unittest
2
3  from myhdl import Simulation, Signal, delay, intbv, bin
4
5  from bin2gray import bin2gray
6
7  MAX_WIDTH = 11
8
9  ▶ class TestGrayCodeProperties(unittest.TestCase):
10
11  ▶   def testSingleBitChange(self):
12       """Check that only one bit changes in successive codewords."""
13
14       def test(B, G):
15           w = len(B)
16           G_Z = Signal(intbv(0)[w:])
17           B.next = intbv(0)
18           yield delay(10)
19           for i in range(1, 2**w):
20               G_Z.next = G
21               B.next = intbv(i)
22               yield delay(10)
23               diffcode = bin(G ^ G_Z)

```

```

24       self.assertEqual(diffcode.count('1'), 1)
25
26       self.runTests(test)
27
28  ▶   def testUniqueCodeWords(self):
29       """Check that all codewords occur exactly once."""
30
31       def test(B, G):
32           w = len(B)
33           actual = []
34           for i in range(2**w):
35               B.next = intbv(i)
36               yield delay(10)
37               actual.append(int(G))
38           actual.sort()
39           expected = list(range(2**w))
40           self.assertEqual(actual, expected)
41
42       self.runTests(test)

```

```

45     def runTests(self, test):
46         """Helper method to run the actual tests."""
47         for w in range(1, MAX_WIDTH):
48             B = Signal(intbv(0)[w:])
49             G = Signal(intbv(0)[w:])
50             dut = bin2gray(B, G)
51             check = test(B, G)
52             sim = Simulation(dut, check)
53             sim.run(quiet=1)
54
55
56     if __name__ == '__main__':
57         unittest.main(verbosity=2)

```

Prawidłowa implementacja „bin2gray”:

```

1     from myhdl import block, always_comb
2
3     @block
4     def bin2gray(B, G):
5         """ Gray encoder.
6
7         B -- binary input
8         G -- Gray encoded output
9         """
10
11         @always_comb
12         def logic():
13             G.next = (B>>1) ^ B
14
15         return logic

```

Po uruchomieniu symulacji otrzymano:

```
Process finished with exit code 0
```

```
Ran 1 test in 0.344s
```

```
OK
```

nextLn:

```
1  import unittest
2
3  from myhdl import Simulation, Signal, delay, intbv, bin
4
5  from bin2gray import bin2gray
6  from next_gray_code import nextLn
7
8  MAX_WIDTH = 11
9
10 class TestOriginalGrayCode(unittest.TestCase):
11
12     def testOriginalGrayCode(self):
13         """Check that the code is an original Gray code."""
14
15         Rn = []
16
17         def stimulus(B, G, n):
18             for i in range(2**n):
19                 B.next = intbv(i)
20                 yield delay(10)
21                 Rn.append(bin(G, width=n))
```

```
23     Ln = ['0', '1'] # n == 1
24     for w in range(2, MAX_WIDTH):
25         Ln = nextLn(Ln)
26         del Rn[:]
27         B = Signal(intbv(0)[w:])
28         G = Signal(intbv(0)[w:])
29         dut = bin2gray(B, G)
30         stim = stimulus(B, G, w)
31         sim = Simulation(dut, stim)
32         sim.run(quiet=1)
33         self.assertEqual(Ln, Rn)
34
35
36 ► if __name__ == '__main__':
37     unittest.main(verbosity=2)
38
39
```