Projektowanie systemów cyfrowych przy użyciu języków wysokiego poziomu ESL

Raport z wykonanych instrukcji

Jarosław Gawlik

Nr albumu: 294139

Elektronika

Background information

A small tutorial on generators

```
main_.py ×

def generator():
    for i in range(5):
        yield i

print(generator())
```

Introduction to MyHDL

A basic MyHDL simulation

```
from myhdl import block, delay, always, now

def main.py x

d
```

```
10 Hello World!
20 Hello World!
30 Hello World!
<class 'myhdl._SuspendSimulation'>: Simulated 30 timesteps

Process finished with exit code 0
```

Signals and concurrency

```
main.py ×

from myhdl import block, Signal, delay, always, now

dblock

def HelloWorld():

clk = Signal(0)

def drive_clk():
 clk.next = not clk

dalways(clk.posedge)
 def say_hello():
 print("%s Hello World!" % now())

return drive_clk, say_hello

inst = HelloWorld()
 inst.run_sim(50)
```

```
<class 'myhdl._SuspendSimulation'>: Simulated 50 timesteps
10 Hello World!
30 Hello World!
50 Hello World!
Process finished with exit code 0
```

Parameters, ports and hierarchy

```
## main.py X ## Hello.py X ## ClkDriver.py X

from myhdl import block, delay, instance

| def clkDriver(clk, period=20):
| def clkDr
```

```
## main.py X ## Hello.py X ## ClkDriver.py X

from myhdl import block, always, now

dblock

def Hello(clk, to="World!"):

def Malways(clk.posedge)

def say_hello():

print("%s Hello %s" % (now(), to))

return say_hello
```

```
<class 'myhdl._SuspendSimulation'>: Simulated 50 timesteps
9 Hello MyHDL
10 Hello World!
28 Hello MyHDL
30 Hello World!
47 Hello MyHDL
50 Hello World!
```

Hardware-oriented types

The intbv class

```
None
None

O

Process finished with exit code 0
```

```
from myhdl import intbv
from myhdl import intbv

if __name__ == "__main__":

a = intbv(24, min=0, max=25)
print(a.min)
print(a.max)
print(len(a))
```

```
0
25
5
Process finished with exit code 0
```

```
3
4
5
Process finished with exit code 0
```

Bit indexing

```
11000
0
1
101001
1
1
0
Process finished with exit code 0
```

```
11000
10000
101001
100001
Process finished with exit code 0
```

Bit slicing

```
11000
100
10010
Process finished with exit code 0
```

```
11000
1000
10001
10101
Process finished with exit code 0
```

```
4
4
0
16
Process finished with exit code 0
```

```
11101
11101
Process finished with exit code 0
```

```
0
32
5
Process finished with exit code 0
```

Unsigned and signed representation

```
from myhdl import bin, intbv

if __name__ == "__main__":

a = intbv(12, min=0, max=16)

print(bin(a))

b = a.signed()

print(b)

print(b)

print(bin(b, width=4))
```

```
1100
c
1100
Process finished with exit code 0
```

Structural modeling

Introduction

```
from myhdl import block

dblock

instance_1 = module_1(...)

instance_2 = module_2(...)

instance_n = module_n(...)

return instance_1, instance_2, ..., instance_n

return instance_n
```

Conditional instantiation

```
from myhdl import block

SLOW, MEDIUM, FAST = range(3)

(block
def top(..., speed=SLOW):
...
def slowAndSmall():
...
def fastAndLarge():
...
if speed == SLOW:
return slowAndSmall()
elif speed == FAST:
return fastAndLarge()
else:
raise NotImplementedError
```

Lists of instances and signals

```
from myhdl import block, Signal

dblock

def top(...):

din = Signal(0)

dout = Signal(0)

clk = Signal(bool(0))

reset = Signal(bool(0))

channel_inst = channel(dout, din, clk, reset)

return channel_inst
```

```
from myhdl import block, Signal

dblock

def top(..., n=8):

din = [Signal(0) for i in range(n)]

dout = [Signal(0) for in range(n)]

clk = Signal(bool(0))

reset = Signal(bool(0))

channel_inst = [None for i in range(n)]

for i in range(n):

channel_inst[i] = channel(dout[i], din[i], clk, reset)

return channel_inst

return channel_inst
```

Inferring the list of instances

```
from myhdl import block, instances

dblock

def top(...):
    ...
    instance_1 = module_1(...)
    instance_2 = module_2(...)
    ...
    instance_n = module_n(...)
    ...
    return instances()
```

RTL modeling

Combinatorial logic

```
import random
from myhdl import block, instance, Signal, intbv, delay
from mux import mux

random.seed(5)
randrange = random.randrange

block
def test_mux():

z, a, b, sel = [Signal(intbv(0)) for i in range(4)]

mux_1 = mux(z, a, b, sel)

mux_1 = mux(z, a, b, sel)

dinstance
def stimulus():
    print("z a b sel")
    for i in range(12):
        a.next, b.next, sel.next = randrange(8), randrange(8), randrange(2)
    yield delay(10)
    print("%s %s %s %s" % (z, a, b, sel))

return mux_1, stimulus
```

```
main_ ×

z a b sel

5 4 5 0

3 7 3 0

2 2 1 1

7 7 3 1

3 1 3 0

3 3 6 1

6 2 6 0

1 1 2 1

2 2 2 0

3 0 3 0

2 2 2 1

3 5 3 0

<class 'myhdl.StopSimulation'>: No more events
```

Sequential logic

```
🚜 __main__.py ×
              ち inc.py
      import random
       from myhdl import block, always, instance, Signal, \
          ResetSignal, modbv, delay, StopSimulation
      random.seed(1)
      randrange = random.randrange
      ACTIVE_LOW, INACTIVE_HIGH = 0, 1
      @block
      def testbench():
          count = Signal(modbv(0)[m:])
          enable = Signal(bool(0))
          clock = Signal(bool(0))
          reset = ResetSignal(0, active=0, isasync=True)
          inc_1 = inc(count, enable, clock, reset)
          HALF_PERIOD = delay(10)
```

```
Qalways(HALF_PERIOD)

def clockGen():

clock.next = not clock

Qinstance

def stimulus():

reset.next = ACTIVE_LOW

yield clock.negedge
reset.next = INACTIVE_HIGH

for i in range(16):

enable.next = min(1, randrange(3))

yield clock.negedge
raise StopSimulation()


Qinstance

def monitor():

print("enable count")
yield reset.posedge
while 1:

yield clock.posedge
yield delay(1)
print(" %s %s" % (int(enable), count))
```

```
45
46 return clockGen, stimulus, inc_1, monitor
47
48 tb = testbench()
49 tb.run_sim()
```



```
1 0
0 0
1 1
1 2

Process finished with exit code 0
```

Finite State Machine modeling

```
🛵 __main__.py
              ち fsm.py
      import myhdl
      from myhdl import block, always, instance, Signal, ResetSignal, delay, StopSimulation
      from fsm import framer_ctrl, t_state
      ACTIVE_LOW = 0
      @block
      def testbench():
          sync_flag = Signal(bool(0))
          clk = Signal(bool(0))
          reset_n = ResetSignal(1, active=ACTIVE_LOW, isasync=True)
          state = Signal(t_state.SEARCH)
          frame_ctrl_0 = framer_ctrl(sof, state, sync_flag, clk, reset_n)
          @always(delay(10))
          def clkgen():
          def stimulus():
```

```
yield clk.negedge

for n in (12, 8, 8, 4):

sync_flag.next = 1

yield clk.negedge

sync_flag.next = 0

for i in range(n-1):

yield clk.negedge

raise StopSimulation()

tb = testbench()

tb.config_sim(trace=True)

tb.run_sim()
```

```
from myhdl import block, always_seq, Signal, intbv, enum

ACTIVE_LOW = 0
FRAME_SIZE = 8
t_state = enum('SEARCH', 'CONFIRM', 'SYNC')

block

def framer_ctrl(sof, state, sync_flag, clk, reset_n):

""" Framing control FSM.

""" Framing control FSM.

""" sync_flag -- sync pattern found indication input clk -- clock input reset_n -- active low reset

"""

index = Signal(intbv(0, min=0, max=FRAME_SIZE)) # position in frame

def FSM():
    if reset_n == ACTIVE_LOW:
```

```
sof.next = 0
index.next = 0
state.next = t_state.SEARCH

else:
index.next = (index + 1) % FRAME_SIZE
sof.next = 0

if state == t_state.SEARCH:
    index.next = 1
    if sync_flag:
        state.next = t_state.CONFIRM

elif state == t_state.CONFIRM:
    if index == 0:
    if sync_flag:
        state.next = t_state.SYNC
else:
        state.next = t_state.SEARCH


elif state == t_state.SYNC:
    if index == 0:
```

```
if not sync_flag:
state.next = t_state.SEARCH
sof.next = (index == FRAME_SIZE-1)

else:
raise ValueError("Undefined state")

return FSM
```

Po uruchomieniu symulacji otrzymano plik testbench.vcd dzięki któremu można zaobserwować przebiegi:



Unit testing

The importance of unit tests

```
import unittest

class TestGrayCodeProperties(unittest.TestCase):

def testSingleBitChange(self):
    """Check that only one bit changes in successive codewords."""

def testUniqueCodeWords(self):
    """Check that all codewords occur exactly once."""

"""Check that all codewords occur exactly once."""
```

```
from myhdl import block

def bin2gray(B, G):

# DUMMY PLACEHOLDER

""" Gray encoder.

B -- binary input

G -- Gray encoded output

pass

pass
```

```
import unittest
 from myhdl import Simulation, Signal, delay, intbv, bin
 from bin2gray import bin2gray
 MAX_WIDTH = 11
class TestGrayCodeProperties(unittest.TestCase):
     def testSingleBitChange(self):
         def test(B, G):
             w = len(B)
             G_Z = Signal(intbv(0)[w:])
             B.next = intbv(0)
             yield delay(10)
             for i in range(1, 2**w):
                 G_Z.next = G
                 B.next = intbv(i)
                 yield delay(10)
                 diffcode = bin(G ^ G_Z)
```

```
self.assertEqual(diffcode.count('1'), 1)

self.runTests(test)

def testUniqueCodeWords(self):
    """Check that all codewords occur exactly once."""

def test(B, G):
    w = len(B)
    actual = []
    for i in range(2**w):
        B.next = intbv(i)
        yield delay(10)
        actual.append(int(G))

actual.sort()
    expected = list(range(2**w))

self.assertEqual(actual, expected)

self.runTests(test)
```

```
def runTests(self, test):
    """Helper method to run the actual tests."""
    for w in range(1, MAX_WIDTH):
        B = Signal(intbv(0)[w:])
        G = Signal(intbv(0)[w:])
        dut = bin2gray(B, G)
        check = test(B, G)
        sim = Simulation(dut, check)
        sim.run(quiet=1)

if __name__ == '__main__':
        unittest.main(verbosity=2)
```

Prawidłowa implementacja "bin2gray":

```
from myhdl import block, always_comb

def bin2gray(B, G):

""" Gray encoder.

B -- binary input

G -- Gray encoded output

"""

def logic():

G.next = (B>>1) ^ B

return logic
```

```
Process finished with exit code 0

Ran 1 test in 0.344s

OK
```

nextLn:

```
from myhdl import Simulation, Signal, delay, intbv, bin

from bin2gray import bin2gray

from next_gray_code import nextLn

MAX_WIDTH = 11

class TestOriginalGrayCode(unittest.TestCase):

def testOriginalGrayCode(self):

"""Check that the code is an original Gray code."""

Rn = []

def stimulus(B, G, n):

for i in range(2**n):

B.next = intbv(i)

yield delay(10)

Rn.append(bin(G, width=n))
```