



The diagram shows a 5V to +5V converter circuit. A 5V input is connected to the GATE of MOSFET Q101 (DMT6007LFG) through a 100nF capacitor (C103). The GATE is also connected to the output of a logic inverter U101 (LM74700QDDFRQ1). The inverter's input is connected to the 5V input through a 22uF capacitor (C102). The inverter's output is connected to the GATE of Q101. The source of Q101 is connected to GND, and the drain is connected to the +5V output through a 22uF capacitor (C101). The inverter's VCAP is connected to the 5V input, and its EN pin is connected to GND. The inverter's NC pins are connected to GND.




Hardware & Firmware: Connor McMillan (connor@mcmillan.website) McMillan Enterprises		
Sheet: / File: keypad.kicad_sch		
Title: MEP MAXI 85V-1 REV 2 Keypad		
Size: A3	Date: 2025-08-03	Rev: X3
KiCad E.D.A. 9.0.3		Id: 1/5


USB-C +3V3




UART To USB




ATMEGA328




Filter & Delay




Schmitt Trigger Inverters




I2C GPIO Expander



PCF8575 INT OR



I2C GPIO Expander



Hardware &
Firmware: Connor McMillan (connor@mcmillan.website)
McMillan Enterprises
Sheet: /Debounce Switches/
File: debounce.kicad_sch


Title: MEP MAXI 85V-1 REV 2 Keypad

Size: A3
KiCad E.D.A. 9.0.3


Date: 2025-08-03

Rev: X3
Id: 4/5

16:1 ORing



Time Delay



Gated Oscillator

