Lab #5: Processor

Joshua Hubert Student ID # 38223876 Introduction to Digital Logic Design Lab EECS 31L March 13, 2021

1. Objective

In this final lab I created controller and ALU controller modules to control my Datapath module, and then created a processor super-module to house those three submodules using the structural design pattern. I then took the processor testbench code provided and used it to test the processor, running the instructions stored in the Instruction Memory and checking for correct output.

2. Procedure

As shown in the block diagram below, the processor consists of a controller, ALU controller, and datapath. I did not change my datapath's functionality from the previous lab so I will not comment on that.




Figure 1: Processor.

Controller:

The controller takes in the opcode for the current instruction from the datapath, and determines which single-bit datapath control flags to set for that instruction. I used four constant reg signals to give the four instruction types human-readable names (R-type for 2 source registers used, I-type for the second source being an immediate, LW or load word for loading from memory, SW or store word for storing to memory). Then the logic for the concurrent assignments was pretty straightforward based on the table given in the lab manual (see code comments for further analysis/reiteration of the table). The other output is the ALUOp. The logic for the ALUOp was broken down for each of its two bits, to produce the proper boolean as simply possible. Originally I thought it would be slick to check only the bits that differentiated the different opcodes for this (see commented-out code at the bottom) but then decided it was safer to be more explicit.

```
9 ─ module Controller (
10
       input [6:0] Opcode,
11
                   ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, // to datapath
       output
12
       output [1:0] ALUOp
                                                                // to ALUCTRI
13
14
15
       // opcode instruction-type constants
16
       reg [6:0] R_TYPE, I_TYPE, LW, SW;
17
18 🖨
      initial begin
19
        R_TYPE = 7'b0110011; // uses rs1, rs2, and rd
         I_TYPE = 7'b0010011; // constant used instead of rs2
21
22
        LW = 7'b0000011; // load, variant of I-type, rs2 not used
               = 7'b0100011; // store, rd not used bc writing to DataMem
        SW
23 🖨
24
25 🖨
       // --- SET CONTROL SIGNALS BASED ON INSTRUCTION TYPE ---
26
27 🖨
       // modes that use immediate as SrcB require alu src to be 1
       assign ALUSrc = (Opcode == LW || Opcode == SW || Opcode == I_TYPE);
29 :
       // all modes implemented except 'store word' require req write to be 1
30
31
       assign RegWrite = (Opcode == R_TYPE || Opcode == LW || Opcode == I_TYPE);
32
       // 'load word' is the only mode that writes memory data to req write addr
33
34 :
       assign MemtoReg = (Opcode == LW);
35
       assign MemRead = (Opcode == LW);
36
       assign MemWrite = (Opcode == SW);
37
38 🖨
      // ALUOp bits set separately
       assign ALUOp[0] = (Opcode == LW || Opcode == SW);
39
40 🖨
       assign ALUOp[1] = (Opcode == R_TYPE); // 00 if I_TYPE
41 42
      // ALUOp logic reduction
                                                   // 1 for LW and SW
    // assign ALUOp[0] = ~Opcode[4];
    // assign ALUOp[1] = Opcode[4] & Opcode[5]; // 1 for R-type
43
44
45 	☐ endmodule // Controller
```

ALU Controller:

The ALU controller takes the 2-bit ALUOp from the controller and the Funct3 and Funct7 codes from the datapath as input, and determines the proper ALU control signal to send to the ALU in the datapath based on the operation that needs to be performed for the current instruction. Once again it was simplest and cleanest to just assign each bit of the 4-bit output Operation code separately, using the parts of input codes that differentiated them, based on the truth table in the lab manual, shown below.

| AND | Funct7 0000000 | Funct3 | ALUop 10 | Operation | | | |
|------|-------------------|--------|-------------|-----------|---|---|---|
| | | | | 0 | 0 | 0 | 0 |
| OR | 0000000 | 110 | 10 | 0 | 0 | 0 | 1 |
| NOR | 0000000 | 100 | 10 | 1 | 1 | 0 | 0 |
| SLT | 0000000 | 010 | 10 | 0 | 1 | 1 | 1 |
| ADD | 0000000 | 000 | 10 | 0 | 0 | 1 | 0 |
| SUB | 0100000 | 000 | 10 | 0 | 1 | 1 | 0 |
| ANDI | - | 111 | 00 | 0 | 0 | 0 | 0 |
| ORI | - | 110 | 00 | 0 | 0 | 0 | 1 |
| NORI | - | 100 | 00 | 1 | 1 | 0 | 0 |
| SLTI | - | 010 | 00 | 0 | 1 | 1 | 1 |
| ADDI | - | 000 | 00 | 0 | 0 | 1 | 0 |
| LW | - | 010 | 01 | 0 | 0 | 1 | 0 |
| SW | - | 010 | 01 | 0 | 0 | 1 | 0 |
| | | | | | | | |

Table 4: The truth table for the 4 operation code.

```
8
9 ⊜ module ALUController (
10
      input [1:0] ALUOp,
       input [6:0] Funct7,
input [2:0] Funct3,
11
12
       output [3:0] Operation
13
14
       ):
15
16
       // breaking it down
       assign Operation[0] = ((Funct3 == 3'bl10) | (Funct3 == 3'b010 & ~ALUOp[0]));
17
18
       assign Operation[1] = ((Funct3 == 3'b000) | (Funct3 == 3'b010));
       assign Operation[2] = ((Funct3 == 3'b100) | (Funct3 == 3'b010 & ~ALUOp[0]) | (Funct7 == 7'b0100000 & ALUOp[1]) );
19
       assign Operation[3] = (Funct3 == 3'b100);
20
21
22 endmodule // ALUController
23
```

Processor:

The processor module is just a container for the three previously mentioned modules, to connect them with wires just like in the block diagram on the first page. The only inputs are the clock and reset signals, and the only output is the 32 bit ALU result "Result". The wires were named just like in the diagram, and mostly very similar to the inputs and outputs they are connected to. Since so many different inputs and outputs were being connected, I took care to lay the instantiations out cleanly to make it easy to see everything.

```
8
 9 ⊕ module processor (
10
                      clk, reset,
        input
11
        output [31:0] Result
12
13
14
       // --- connection wires ---
15
                               // dp to ctrl
16
        wire [6:0] Opcode;
                               // ctrl to ALUCTRI
17
        wire [1:0] ALUOp;
                               // dp to ALUCTRI
18
        wire [6:0] Funct7;
                               // dp to ALUCTRI
19
        wire [2:0] Funct3;
20
        wire [3:0] Operation; // ALUctrl to dp
21
        // ctrl to dp
22
        wire ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite;
23
24
       // --- structure ---
25
26
        data path dp (
27
                       (clk),
          .clk
                                     // in ext
28
                       (reset),
          .reset
29
          .reg_write
                       (RegWrite),
                                     // in from ctrl
30
         .mem2req
                       (MemtoReg),
31
         alu src
                       (ALUSrc),
32
          .mem write
                       (MemWrite),
33
          .mem_read
                       (MemRead),
34
                                     // in from ALUCTRI
          .alu_cc
                       (Operation),
35
                                     // out to ctrl
          . opcode
                       (Opcode),
          .funct7
36
                       (Funct7),
                                     // out to ALUCTRI
37
          .funct3
                       (Funct3),
38
          .alu result (Result)
                                     // out ext
39
40
41
        Controller ctrl (
42
                       (Opcode),
                                     // in from dp
          . Opcode
43
          . ALUSTC
                       (ALUSrc),
                                     // out to dp
44
          . MemtoReq
                       (MemtoReg),
45
          RegWrite
                       (RegWrite),
46
          . MemRead
                       (MemRead),
47
          .MemWrite
                       (MemWrite),
48
          . ALUOp
                       (ALUOp)
                                     // out to ALUCTRI
49
        );
50
51
        ALUController alu ctrl (
52
          . ALUOp
                        (ALUOp),
                                       // in from ctrl
53
          .Funct7
                        (Funct7),
                                       // in from dp
54
          .Funct3
                        (Funct3),
55
          .Operation
                        (Operation)
                                      // out to dp
56
        );
57
58 endmodule // processor
59
```

Processor Testbench:

All that the testbench has to do is supply a clock and reset signal, and run for 430 nanoseconds, the 20 clock cycle duration it takes to read the 20 instructions, checking in the middle of each cycle whether the ALU output is giving the correct value for its instruction. The point variable is incremented for each correct output, and the total points are printed to the TCL console when the tests finish.

```
module tb_processor ();
10
11
        // test signals
12
                   clk, rst;
       reg
13
       wire [31:0] tb Result;
14
                   point = 0;
       integer
15
        // DUT
16
17
       processor processor_inst (
18
         .clk
                   (clk),
19
         .reset
                   (rst),
20
          .Result (tb_Result)
21
22
        // clock
23
       always #10 clk = ~clk;
24
25
26
27 🖨
       initial begin
28
         clk = 0;
29
          @(posedge clk);
30
          rst = 1;
31
          @(posedge clk);
32
          rst = 0;
33 🖨
35
       // --- TESTS ---
36
37
38 ⊖
       always @(*) begin
39
40 ⊝
         #20 if (tb_Result == 32'h00000000) // 0. and
41 (A)
42 (B)
           point = point + 1;
         #20 if (tb_Result == 32'h00000001) // 1. addi
43 🖨
           point = point + 1;
44 🖯
          #20 if (tb_Result == 32'h00000002) // 2. addi
45 ⊝
           point = point + 1;
46 ⊖
         #20 if (tb Result == 32'h00000004) // 3. addi
47 ⊝
           point = point + 1;
48 ⊖
         #20 if (tb Result == 32'h00000005) // 4. addi
49 🖨
           point = point + 1;
50 □
         #20 if (tb_Result == 32'h000000007) // 5. addi
51 A
52 Q
           point = point + 1;
          #20 if (tb_Result == 32'h00000008) // 6. addi
53 (A)
54 (P)
            point = point + 1;
          #20 if (tb_Result == 32'h0000000b) // 7. addi
55 ⊝
           point = point + 1;
56 ⊝
          #20 if (tb_Result == 32'h00000003) // 8. add
57 <u>△</u>
58 <del>□</del>
           point = point + 1;
          #20 if (tb_Result == 32 hfffffffe) // 9. sub
59 Å
60 Ø
           point = point + 1;
          #20 if (tb_Result == 32 h00000000) // 10. and
61 (a)
62 (b)
            point = point + 1;
          #20 if (tb_Result == 32'h00000005) // 11. or
63 🗀
            point = point + 1;
64 ⊝
          #20 if (tb_Result == 32'h00000001) // 12. SLT
point = point + 1;
          #20 if (tb_Result == 32'hfffffff4) // 13. NOR
           point = point + 1;
          #20 if (tb_Result == 32'h000004D2) // 14. andi
           point = point + 1;
          #20 if (tb_Result == 32 hfffff8d7) // 15. ori
71 (A)
72 (B)
            point = point + 1;
          #20 if (tb_Result == 32'h00000001) // 16. SLT
73 Å
74 👨
           point = point + 1;
          #20 if (tb_Result == 32'hfffffb2c) // 17. nori
75 ⊝
76 ⊝
            point = point + 1;
          #20 if (tb_Result == 32'h00000030) // 18. sw
77 (☐
78 (☐
            point = point + 1;
          #20 if (tb_Result == 32'h00000030) // 19. lw
79 🖨
            point = point + 1;
80
81
          $display("%s%d","The number of correct test cases is:", point);
82 🖨
        end
83
        initial #430 $finish;
85
86 endmodule // tb_processor
87
```

3. Simulation Results

MemtoReg

RegWrite
 ■
 RegWrite
 RegWrite


MemRead
MemWrite
₱ point[31:0]

0

0

20

I received all 20 points for the output checks for all 20 instructions. This was not surprising, as my ALU outputs had previously been correct when I tested them last lab with the datapath testbench, and that testbench functionally did the same job as the controller and ALU controller combined. See my results below, which include the processor internal signals as well, split into two screenshots.



18