
1. Block Diagram

- Datapath & Control signals 首先按照 workbook 提供的下圖,來完成下圖的 Testbench。 其中:
 - (1) reset task 負責 reset 訊號
 - (2) load input task 負責從 txt 檔案讀取測資
 - (3) check idle task 負責檢查 design 的 ap idle 是否為 1
 - (4) axi_in_task 負責傳輸 data_length, tap parameters, ap_start
 - (5) transmit Xn task 負責利用 AXI Stream 傳輸 x data
 - (6) receive_Yn_task 負責利用 AXI_Stream 接收 y data(答案)
 - (7) polling_ap_done_task 負責利用 AXI_Lite 檢查 ap_done,檢查 design 完成沒
 - (8) cal_latency_task 負責計算 latency




```
160 🛱
           initial begin
161
           reset task;
162
                for(patcount = 1;patcount <= PATNUM; patcount = patcount + 1)begin</pre>
163
164
                    load_input_task;
165
                    check idle task;
166
                    axi in task;
167
168
                        transmit Xn task;
169
                        receive_Yn_task;
170
171
                        polling_ap_done_task;
                        cal_latency_task;
172
                    join
173
                    @(posedge axis_clk);@(posedge axis_clk);
174
                    $display("-----PASS PATTERN No. %d", patcount);
175
177
            end
```

在 design 的部分, 我分為 3 個 FSM 來運算,

- (1) 上方一排的 FSM 負責處理
 - (a) 在 idle state 等待 ap start
 - (b) 從 TB 得到 Xn
 - (c) 把 Xn 存進去 RAM
 - (d) 從 RAM 得到 Xn 與 tap 並計算 FIR
 - (e) 把計算完的答案傳給 TB
 - (f) 重複(1)~(4)直到完成全部 DATA
 - (g) 把 ap done 傳給 TB

其中,要計算用的 coefficient, ap_start, ap_done, ap_idle 會在最左邊以及最右邊的 idle state 與 ap_done state 完成。

- (2) 下方左邊的 FSM 用來完成 AXI Lite Read
 - (a) 在 idle state 等待 arvalid(等待訊號傳遞)
 - (b) 根據得到的 address,從 design 或 RAM 得到 ap 或 coef
 - (c) trigger arready 並等待 rready
 - (d) trigger rvalid 並傳遞 ap 或 coef
- (3) 下方右邊的 FSM 用來完成 AXI Lite Write
 - (a) 在 idle state 等待 awvalid(等待 axi 傳遞)
 - (b) trigger awready 並進到下一 state
 - (c) trigger wready 並等待 wvalid
 - (d) 根據得到的 address 與 data, 把 ap 或 coef 寫入 design 或 RAM



2. Describe operation

• How to receive data-in and tap parameters and place into SRAM?

利用如上的 FSM 與 AXI Lite protocol,先等待 awvalid,接著 trigger awready 與 wready,並等待 wvalid,在此時會得到 tap parameters。而 data-in 則需要透過 AXI Stream protocol,在 ss_tvalid = 1 時,trigger ss_tready,來得到 data。

放入 SRAM 的地方我利用一個 state 來處理,並控制好訊號,用 counter 來計算需要的寫入/讀取時間,並計算寫入的地址,若為 tap parameter 則 寫入 SRAM,若是其他就再做處理。(下圖中,在(1)的地方先歸零,接著在(2)的地方控制寫入/讀取,及地址,在(3)的地方為讀出 tap parameter 來計算 FIR)

```
⊟always@(*)begin
558
            tap WE = 4'b0;
559
            tap EN = 1'b1;
560
            tap_Di = 32'b0;
561
            tap A = 32'b0;
562
            case (cs)
563
            ST IDLE:begin
564
                if(cs axiw == ST WRITE RAM) begin
565
                    if (addr write <= 'hff && addr write >= 'h20) begin
                        if(flag ram read done == 'd0)begin
567
                             tap WE = 4'b1111;
568
                        end
569
                        else begin
                             tap_WE = 4'b0000;
570
571
                        end
572
                        tap Di = data write;
                        tap_A = addr_write - 'h20;
573
574
                    end
575
                end
576
                else if(cs axir == ST READ RAM) begin
                    if(addr_read <= 'hff && addr_read >= 'h20) begin
                        tap_WE = 4'b0;
578
579
                        tap EN = 1'b1;
                        tap Di = 32'b0;
                        tap_A = addr_read - 'h20;
582
                    end
                end
583
584
            end
585
            ST RAM:begin
                tap_A = index_tap;
586
            end
            ST CAL:begin
589
                tap A = index tap;
            end
591
            endcase
592
```

- How to access shiftram and tapRAM to do computation
 如上圖所言,在(3)的地方為讀取 tap parameter 的 state,在讀取時遇到最大的問題為要提早兩個 cycle 來讀取,第一個 cycle 先賦予值給
 A/EN/WE/Di,第二個 cycle 讓 SRAM 吃值,第三個 CYCLE 得到 Dout
 並存起來。在 dataRAM 的地方我是用一樣的方式。
- How ap_done is generated
 當 TB 在 stream in data 時,一直監測 ss_tlast(如下圖),若發現 ss_tlast=
 1,把值存起來,並確認下一筆將會輸出最後一筆答案,在按照第一題呈現的 FSM 進到 done state,來讓 ap_done=1。

```
322 = always@(posedge axis_clk)begin
323 = if(!axis_rst_n)begin
324
                 flag_ss_last <= 0;</pre>
325
           end
326
           else begin
327
                case (cs)
328
                ST_STREAMIN:begin
329
                     if(ss_tlast)begin
                          flag_ss_last <= 1;
330
331
                      end
332
                 end
333
                 endcase
334
            end
335
       Lend
```

3. Resource usage: including FF, LUT, BRAM

1. Slice Logic										
·										
)										
+ Site Type +	-+-	Used	+-	Fixed	+- +-	Prohibited	+	Available	+- +-	Util%
Slice LUTs*	i	332	ï	0	ï	0	ï	53200	ï	0.62
LUT as Logic	Ť	332	i	0	i	0	i	53200	Ĺ	0.62
LUT as Memory	1	0	Ī	0	ľ	0	Ī	17400		0.00
Slice Registers	1	269	Ī	0	ĺ	0	Ī	106400		0.25
Register as Flip Flop	1	269	ı	0	ľ	0	Ī	106400		0.25
Register as Latch	1	0	I	0		0	1	106400		0.00
F7 Muxes	1	0	Ī	0	ľ	0	Ī	26600		0.00
F8 Muxes	İ	0	ĺ	0	ĺ	0	ĺ	13300	l	0.00
+	-+-		+-		+-		+		+-	

Site Type	Used	Fixed	Proh	nibited	Available	Util%	
++	+-		-+		++	+	
DSPs DSP48E1 only		0	i	0	220 +	1.36	
4. IO and GT Speci	fic	+		·		+	.+
Site Ty	pe	į	Used	Fixed	Prohibited	Available	Ut
Bonded IOB			330	0	0	125	264
Bonded IPADs		1	0	0	0	1 2	0
Bonded IOPADs		- 1	0	0	0	130	0
		- 1	0	0	0	4	0
PHY_CONTROL			0	0	ι	1 4	(
PHASER_REF							
PHASER_REF OUT_FIFO			0	0	0	•	0
PHASER_REF OUT_FIFO IN_FIFO			0	0	0	16	į (
PHASER_REF OUT_FIFO IN_FIFO IDELAYCTRL		 	0 0 0	0 0	0 0	16 4	j (
PHASER_REF OUT_FIFO IN_FIFO IDELAYCTRL IBUFDS		!	0 0 0	0 0 0	0 1 0 1 0	16 4 121	; (; (; (
PHASER_REF OUT_FIFO IN_FIFO IDELAYCTRL IBUFDS PHASER_OUT/PHASE			0 0 0 0	0 0 0	0 0 0	16 4 121 16	
PHASER_REF OUT_FIFO IN_FIFO IDELAYCTRL IBUFDS PHASER_OUT/PHASER PHASER_IN/PHASER	IN PHY	i	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	16 4 121 16	
PHASER_REF OUT_FIFO IN_FIFO IDELAYCTRL IBUFDS PHASER_OUT/PHASE	IN PHY	i	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0	16 4 121 16 16	

```
144
     7. Primitives
146
147
148
149
     | Ref Name | Used | Functional Category |
150
     FDRE
           | 264 |
151
                            Flop & Latch |
152
    LUT2
             | 176 |
153
    OBUF
             | 169 |
                                    IO |
154
    IBUF
             | 161 |
                                    IO |
             | 90 I
155
    | LUT3
                                   LUT
156
    | LUT6
             69 |
                                   LUT
157
     | LUT4
              49 |
                                   LUT
158
    | LUT5
             29 |
                                   LUT
159
    | LUT1
             28 I
                                   LUT |
                            CarryLogic |
160 | CARRY4 | 25 |
                 5 | Flop & Latch |
161 | FDSE |
    | DSP48E1 |
                  3 | Block Arithmetic |
162
163
    | BUFG |
                 1 |
                                 Clock I
164
165
```

```
Detailed RTL Component Info :
     +---Adders :
                                    Adders := 1
Adders := 5
Adders := 2
Adders :-
           2 Input
                       12 Bit
5 Bit
3 Bit
1 Bit
104
             2 Input
             2 Input
             2 Input
             2 Input
                                      Adders := 2
      +---Registers :
                           32 Bit
                                      Registers := 7
                           12 Bit
                                      Registers := 5
                                      Registers := 2
                            5 Bit
                            3 Bit
                                      Registers := 2
                            2 Bit
                                      Registers := 2
                                      Registers := 3
                            1 Bit
      +---Multipliers :
                         32x32 Multipliers := 1
      +---Muxes :
           2 Input
                        32 Bit
             3 Input
                        32 Bit
                                        Muxes := 3
                        32 Bit
                                        Muxes := 2
             4 Input
             4 Input
                        12 Bit
                                        Muxes := 2
            2 Input
                        12 Bit
                                        Muxes := 9
                        12 Bit
             3 Input
                                        Muxes := 1
            5 Input
                        12 Bit
                                        Muxes := 1
                       12 Bit
5 Bit
4 Bit
4 Bit
3 Bit
2 Bit
2 Bit
1 Bit
1 Bit
1 Bit
1 Bit
             3 Input
                                        Muxes := 1
                                        Muxes := 4
             2 Input
             4 Input
                                        Muxes := 2
             2 Input
                                        Muxes := 2
                                        Muxes := 1
             3 Input
130
              6 Input
                                        Muxes := 2
             2 Input
                                        Muxes := 3
              4 Input
                                        Muxes := 5
133
134
             2 Input
                                        Muxes := 25
              3 Input
                                        Muxes := 5
                                        Muxes := 1
              5 Input
                         1 Bit
     Finished RTL Component Statistics
```

4. Timing Report

- Try to synthesize the design with maximum frequency
- Report timing on longest path, slack

```
Max Delay Paths
                                                                                                                           O.61lns (required time - arrival time)

data_y1__0/CLK
(rising edge-triggered cell DSP49E1 clocked by axis_clk {rise@0.000ns fall@5.500ns period=11.000ns})

data_y_reg[31]/D
(rising edge-triggered cell FDRE clocked by axis_clk {rise@0.000ns fall@5.500ns period=11.000ns})
Slack (MET) :
Source:
            Destination:
                    | Trising edge-triggered cell FDRE clocked by axis_clk | (rising edge-triggered cell FDRE clocked by axis_clk | (rise axis_cl
            Path Group:
Path Type:
Requirement:
Data Path Delay:
Logic Levels:
Clock Path Skew:
             Clock Uncertainty:
                     Total System Jitter
Total Input Jitter
Discrete Jitter
Phase Error
                      Location
                                                                                                                         Delay type
                                                                                                                                                                                                                                                 Incr(ns) Path(ns)
                                                                                                                                                                                                                                                                                                                                                  Netlist Resource(s)
                                                                                                                           (clock axis_clk rise edge)
                                                                                                                                                                                                                                                                                                      0.000 r
0.000 r axis_clk (IN)
0.000 axis_clk = axis_clk_IBUF_inst/I
0.972 r axis_clk_IBUF_inst/O
1.771 axis_clk_IBUF_BUFG_inst/I
1.872 r axis_clk_IBUF_BUFG_inst/O
2.456 axis_clk_IBUF_BUFG_inst/O
axis_clk_IBUF_BUFG
r data_yl__O/CLK
                                                                                                                                                                                                                                                                0.000
                                                                                                                                                                                                                                                                0.000
                                                                                                                         net (fo=0)
                                                                                                                         IBUF (Prop_ibuf_I_0)
net (fo=1, unplaced)
                                                                                                                                                                                                                                                                0.972
                                                                                                                         BUFG (Prop_bufg_I_O)
net (fo=272, unplaced)
                                                                                                                          DSP48E1
                                                                                                                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                                                                                                                                                                                                                                                                              6.662 r data_y1__0/PCOUT[47]
6.717 data_y1__0_n_106
r data_y1__1/PCIN[47]
                                                                                                                                                                                                                                                                4.206
0.055
                                                                                                                         net (fo=1, unplaced)
                                                                                                                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
1.518
                                                                                                                                                                                                                                                                                                               8.235 r data_y1__1/P[0]

9.035 data_y1_1 n_105


r data_y[19]_i_10/10

9.159 r data_y[19]_i_10/0
                                                                                                                         net (fo=2, unplaced)
                                                                                                                         LUT2 (Prop lut2 IO 0)
```


0 1 2				
1 2	net (fo=272, unnlaced)	0.584	2 456	axis clk IBUF BUFG
2	net (fo=272, unplaced)	0.001	2.100	data y1 0/CLK
	DSP48E1			
3	DSP48E1 (Prop dsp48e1 CLK	<pre>C PCOUT[47])</pre>		
4	= =	4.206	6.662 r	data_y10/PCOUT[47]
5	net (fo=1, unplaced)	0.055	6 717	data_r10, 106
	net (10=1, unplaced)	0.055	0./1/	data_y10_n_106
6			r	data_y11/PCIN[47]
7	DSP48E1 (Prop dsp48e1 PCI	(N[47] P[0])		
8	,			data v1 1/P[0]
		1.510	0.233 1	data_y11/P[0] data_y11_n_105
9	net (fo=2, unplaced)	0.800	9.035	data_y11_n_105
O			r	data_y[19]_i_10/I0
L	TITT2 (Prop lut2 TO O)	0 124	9 159 r	data v[19] i 10/0
	LUT2 (Prop_lut2_I0_0) net (fo=1, unplaced)	0.121	0.150	data_y[15]_1_10/0
	net (10=1, unplaced)	0.000	9.159	data_A[1a]_T_10_u_0
			r	data y reg[19] i 3/S[1]
	CARRY4 (Prop carry4 S[1]	CO[31)		
		0.533	0 602 r	data w reg[10] i 3/c0[3]
		0.555	0.701	data_y_reg[19]_i_3/C0[3] data_y_reg[19]_i_3_n_0
	net (fo=1, unplaced)	0.009	9.701	data_y_reg[19]_1_3_n_0
			r	data y reg[23] i 3/CI
	CARRY4 (Prop carry4 CI CO	2[3])		=== - ==
	CITALL (LIOP_CALLY4_CI_CO	0 117	0 010	data :: row[22] : 2/co[2]
		0.11/	9.818 r	data_y_reg[23]_i_3/C0[3] data_y_reg[23]_i_3_n_0
	net (fo=1, unplaced)	0.000	9.818	data_y_reg[23]_i
			r	data_y_reg[27]_i_3/CI
	CARRY4 (Prop carry4 CI O[[2])	-	
	CWEVIA (STOD CUTINA CT OF	1/	10 110	1
		0.331	10.149 r	data_y_reg[27]_i_3/0[3]
	net (fo=2, unplaced)	0.629	10.778	data y reg[27] i 3 n 4
				J-+ [07] : 4/TO
	LUT2 (Prop_lut2_I0_0) net (fo=1, unplaced) CARRY4 (Prop_carry4_S[3]	0 207	11 005	data_y[2/]_1_1/10
	LUTZ (Prop_IutZ_IO_O)	0.307	11.085 r	data_y[2/]_1_4/0
	net (fo=1, unplaced)	0.000	11.085	data_y[27]_i_4_n 0
	-		r	data v reg[27] i 2/S[3]
	CARRYA (Prop convert city)	CO [21)	-	
	CARRY4 (Prop_carry4_S[3]_	_co[3])		
		0.376	11.461 r	data_y_reg[27]_i_2/C0[3]
	net (fo=1, unplaced)	0.000	11.461	data y reg[27] i 2 n 0
	• • •			data y reg[31] i 2/CI
	CADDVA (DA CT C)	1011		
	CARRY4 (Prop_carry4_CI_0[(اد،		
		0.331	11.792 r	data_y_reg[31]_i_2/0[3] data_y0[31] data_y[31]_i_1/I1
5	net (fo=1, unplaced)	0.618	12.410	data_v0[31]
5	() "			
	7.7700 (D. 3 : 0 =4 :	0.000	10 700	"
7	LUT2 (Prop_1ut2_I1_0)	0.299	12.709 r	data_y[31]_1_1/0
3	LUT2 (Prop_lut2_I1_0) net (fo=1, unplaced)	0.000	12.709	data y[31] i 1 n 0
	FDRE		r	data_y_reg[31]/D
			_	
)				
		2)		
	(clock axis clk rise edge	7)		
	<pre>(clock axis_clk rise edge</pre>		11.000 r	
2	(clock axis_clk rise edge	11.000		ania alla (TNI)
	(clock axis_clk rise edge	11.000		axis_clk (IN)
	(clock axis_clk rise edge	11.000		axis_clk (IN)
	(clock axis_clk rise edge	11.000		
	(clock axis_clk rise edge	11.000		axis_clk (IN)
	(clock axis_clk rise edge	11.000		
		11.000		
<u> </u>	(clock axis_clk rise edge	11.000 0.000	11.000 r	
		11.000 0.000	11.000 r	
		11.000 0.000	11.000 r	
	(clock axis_clk rise e	11.000 0.000	11.000 r	
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
1 2 2 3 4 4 4 4 5 5 6 6 7 7 3 3 9 9 9 9 9 1 1	(clock axis_clk rise e	11.000 0.000	11.000 r	0 r 0 r axis_clk (IN) 0 axis_clk
1 2 2 3 3 4 4 5 5 6 6 6 6 7 7 3 3 9 9 0 0 1 1 2 2	(clock axis_clk rise end of the control of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.760 0.91 0.439	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12	0 r 0 r axis_clk (IN) 0 axis_clk r axis_clk_IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF r axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 9 r axis_clk_IBUF_BUFG_inst/O
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12	0 r 0 r axis_clk (IN) 0 axis_clk r axis_clk_IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF r axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 9 r axis_clk_IBUF_BUFG_inst/O
1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 0 0 1 1 2 2 3 3	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31	0 r 0 r axis_clk (IN) 0 axis_clk r axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG r data_y_reg[31]/C
0	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035	11.000 r 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27	Or Or axis_clk (IN) O axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF r axis_clk_IBUF BUFG_inst/O 9 r axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 0 axis_clk_IBUF_BUFG_inst/O
1 2 2 3 3 4 4 5 5 6 6 7 7 7 8 9 9 9 9 1 1 1 2 2 3 3	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035	11.000 r 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27	Or Or axis_clk (IN) O axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF r axis_clk_IBUF BUFG_inst/O 9 r axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 0 axis_clk_IBUF_BUFG_inst/O
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27	Or Or axis_clk (IN) O axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF r axis_clk_IBUF BUFG_inst/O 9 r axis_clk_IBUF_BUFG_inst/O 8 axis_clk_IBUF_BUFG_inst/O 0 axis_clk_IBUF_BUFG_inst/O
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27 13.32	Or Or axis_clk (IN) O axis_clk r axis_clk_IBUF_inst/I 8 r axis_clk_IBUF_inst/O axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/C axis_clk_IBUF_BUFG r data_y_reg[31]/C I O data_y_reg[31]
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27 13.32	0 r 0 r axis_clk (IN) 0 axis_clk r axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG r axis_clk_IBUF_BUFG r data_y_reg[31]/C 1 0 data_y_reg[31]
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27 13.32	0 r 0 r axis_clk (IN) 0 axis_clk r axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG r axis_clk_IBUF_BUFG r data_y_reg[31]/C 1 0 data_y_reg[31]
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27 13.32	0 r 0 r axis_clk (IN) 0 axis_clk r axis_clk IBUF_inst/I 8 r axis_clk_IBUF_inst/O 8 axis_clk_IBUF_BUFG_inst/I 9 r axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG r axis_clk_IBUF_BUFG r data_y_reg[31]/C 1 0 data_y_reg[31]
	(clock axis_clk rise end for the following for the following follo	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27 13.32 -12.70	Or Or axis_clk (IN) O axis_clk IBUF_inst/I R r axis_clk_IBUF_inst/O axis_clk_IBUF axis_clk_IBUF r axis_clk_IBUF BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG data_y_reg[31]/C data_y_reg[31]
	(clock axis_clk rise end of the content of the cont	11.000 0.000 edge) 11.000 0.000 0.000 0.838 0.760 0.091 0.439 0.184 -0.035 0.044	11.000 r 11.00 11.00 11.00 11.00 11.83 12.59 12.68 13.12 13.31 13.27 13.32	Or Or axis_clk (IN) O axis_clk IBUF_inst/I R r axis_clk_IBUF_inst/O axis_clk_IBUF axis_clk_IBUF r axis_clk_IBUF BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG_inst/O axis_clk_IBUF_BUFG data_y_reg[31]/C data_y_reg[31]

5. Simulation Waveform, show


Check ap_idle




Write tap parameter into design




• Read back tap parameter




Program ap start




Data-in stream-in




Data-out stream-out



Write data into RAM



Read tap from RAM



FSM

