

Lab03 Report

312510139 吳彧嘉


1. Block Diagram

- Datapath & Control signals

首先按照 workbook 提供的下圖，來完成下圖的 Testbench。

其中：

- (1) reset_task 負責 reset 訊號
- (2) load_input_task 負責從 txt 檔案讀取測資
- (3) check_idle_task 負責檢查 design 的 ap_idle 是否為 1
- (4) axi_in_task 負責傳輸 data_length, tap parameters, ap_start
- (5) transmit_Xn_task 負責利用 AXI_Stream 傳輸 x data
- (6) receive_Yn_task 負責利用 AXI_Stream 接收 y data(答案)
- (7) polling_ap_done_task 負責利用 AXI_Lite 檢查 ap_done，檢查 design 完成沒
- (8) cal_latency_task 負責計算 latency



```
160 initial begin
161     reset_task;
162     for(patcount = 1; patcount <= PATNUM; patcount = patcount + 1) begin
163
164         load_input_task;
165         check_idle_task;
166         axi_in_task;
167         fork
168             transmit_Xn_task;
169             receive_Yn_task;
170             polling_ap_done_task;
171             cal_latency_task;
172         join
173         @(posedge axis_clk); @(posedge axis_clk);
174         $display("-----PASS PATTERN No. %d", patcount);
175     end
176     $finish;
177 end
```

在 design 的部分，我分為 3 個 FSM 來運算，

(1) 上方一排的 FSM 負責處理

- (a) 在 idle state 等待 ap_start
- (b) 從 TB 得到 Xn
- (c) 把 Xn 存進去 RAM
- (d) 從 RAM 得到 Xn 與 tap 並計算 FIR
- (e) 把計算完的答案傳給 TB
- (f) 重複(1)~(4)直到完成全部 DATA
- (g) 把 ap_done 傳給 TB


其中，要計算用的 coefficient, ap_start, ap_done, ap_idle 會在最左邊以及最右邊的 idle state 與 ap_done state 完成。

(2) 下方左邊的 FSM 用來完成 AXI Lite Read

- (a) 在 idle state 等待 arvalid(等待訊號傳遞)
- (b) 根據得到的 address，從 design 或 RAM 得到 ap 或 coef
- (c) trigger aready 並等待 rready
- (d) trigger rvalid 並傳遞 ap 或 coef

(3) 下方右邊的 FSM 用來完成 AXI Lite Write

- (a) 在 idle state 等待 awvalid(等待 axi 傳遞)
- (b) trigger awready 並進到下一 state
- (c) trigger wready 並等待 wvalid
- (d) 根據得到的 address 與 data，把 ap 或 coef 寫入 design 或 RAM



2. Describe operation

- How to receive data-in and tap parameters and place into SRAM ?

利用如上的 FSM 與 AXI Lite protocol，先等待 awvalid，接著 trigger awready 與 wready，並等待 wvalid，在此時會得到 tap parameters。而 data-in 則需要透過 AXI Stream protocol，在 ss_tvalid = 1 時，trigger ss_tready，來得到 data。

放入 SRAM 的地方我利用一個 state 來處理，並控制好訊號，用 counter 來計算需要的寫入/讀取時間，並計算寫入的地址，若為 tap parameter 則寫入 SRAM，若是其他就再做處理。(下圖中，在(1)的地方先歸零，接著在(2)的地方控制寫入/讀取，及地址，在(3)的地方為讀出 tap parameter 來計算 FIR)

```

557 always@(*)begin
558     tap_WE = 4'b0;
559     tap_EN = 1'b1; ①
560     tap_Di = 32'b0;
561     tap_A = 32'b0;
562     case(cs)
563     ST_IDLE:begin
564         if(cs_axiw == ST_WRITE_RAM) begin
565             if(addr_write <= 'hff && addr_write >= 'h20) begin
566                 if(flag_ram_read_done == 'd0)begin
567                     tap_WE = 4'b1111;
568                 end
569             end
570             else begin
571                 tap_WE = 4'b0000;
572             end
573             tap_Di = data_write;
574             tap_A = addr_write - 'h20;
575         end
576     else if(cs_axir == ST_READ_RAM) begin
577         if(addr_read <= 'hff && addr_read >= 'h20) begin
578             tap_WE = 4'b0;
579             tap_EN = 1'b1;
580             tap_Di = 32'b0;
581             tap_A = addr_read - 'h20;
582         end
583     end
584 end
585 ST_RAM:begin
586     tap_A = index_tap;
587 end
588 ST_CAL:begin
589     tap_A = index_tap; ③
590 end
591 endcase
592 end

```

- How to access shiftram and tapRAM to do computation

如上圖所言，在(3)的地方為讀取 tap parameter 的 state，在讀取時遇到最大的問題為要提早兩個 cycle 來讀取，第一個 cycle 先賦予值給 A/EN/WE/Di，第二個 cycle 讓 SRAM 吃值，第三個 CYCLE 得到 Dout 並存起來。在 dataRAM 的地方我是用一樣的方式。

- How ap_done is generated

當 TB 在 stream in data 時，一直監測 ss_tlast(如下圖)，若發現 ss_tlast = 1，把值存起來，並確認下一筆將會輸出最後一筆答案，在按照第一題呈現的 FSM 進到 done state，來讓 ap_done = 1。

```

322 always@(posedge axis_clk)begin
323     if(!axis_rst_n)begin
324         flag_ss_last <= 0;
325     end
326     else begin
327         case(cs)
328             ST_STREAMIN:begin
329                 if(ss_tlast)begin
330                     flag_ss_last <= 1;
331                 end
332             end
333         endcase
334     end
335 end

```

3. Resource usage: including FF, LUT, BRAM

| | |
|-----|---|
| 28 | 1. Slice Logic |
| 29 | ----- |
| 30 | |
| 31 | -----+-----+-----+-----+-----+-----+----- |
| 32 | Site Type Used Fixed Prohibited Available Util% |
| 33 | -----+-----+-----+-----+-----+-----+----- |
| 34 | Slice LUTs* 332 0 0 53200 0.62 |
| 35 | LUT as Logic 332 0 0 53200 0.62 |
| 36 | LUT as Memory 0 0 0 17400 0.00 |
| 37 | Slice Registers 269 0 0 106400 0.25 |
| 38 | Register as Flip Flop 269 0 0 106400 0.25 |
| 39 | Register as Latch 0 0 0 106400 0.00 |
| 40 | F7 Muxes 0 0 0 26600 0.00 |
| 41 | F8 Muxes 0 0 0 13300 0.00 |
| 42 | -----+-----+-----+-----+-----+-----+----- |
| 78 | 3. DSP |
| 79 | ----- |
| 80 | |
| 81 | -----+-----+-----+-----+-----+-----+----- |
| 82 | Site Type Used Fixed Prohibited Available Util% |
| 83 | -----+-----+-----+-----+-----+-----+----- |
| 84 | DSPs 3 0 0 220 1.36 |
| 85 | DSP48E1 only 3 |
| 86 | -----+-----+-----+-----+-----+-----+----- |
| 87 | |
| 88 | |
| 89 | 4. IO and GT Specific |
| 90 | ----- |
| 91 | |
| 92 | -----+-----+-----+-----+-----+-----+----- |
| 93 | Site Type Used Fixed Prohibited Available Util% |
| 94 | -----+-----+-----+-----+-----+-----+----- |
| 95 | Bonded IOB 330 0 0 125 264.00 |
| 96 | Bonded IPADs 0 0 0 2 0.00 |
| 97 | Bonded IOPADs 0 0 0 130 0.00 |
| 98 | PHY_CONTROL 0 0 0 4 0.00 |
| 99 | PHASER_REF 0 0 0 4 0.00 |
| 100 | OUT_FIFO 0 0 0 16 0.00 |
| 101 | IN_FIFO 0 0 0 16 0.00 |
| 102 | IDELAYCTRL 0 0 0 4 0.00 |
| 103 | IBUFDS 0 0 0 121 0.00 |
| 104 | PHASER_OUT/PHASER_OUT_PHY 0 0 0 16 0.00 |
| 105 | PHASER_IN/PHASER_IN_PHY 0 0 0 16 0.00 |
| 106 | IDELAYE2/IDELAYE2_FINEDELAY 0 0 0 200 0.00 |
| 107 | ILOGIC 0 0 0 125 0.00 |
| 108 | OLOGIC 0 0 0 125 0.00 |
| 109 | -----+-----+-----+-----+-----+-----+----- |
| 110 | |

144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165

146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165

100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

138

175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192

| | |
|-----|---|
| 180 | + |
| 181 | |
| 182 | + |
| 183 | |
| 184 | |
| 185 | |
| 186 | |
| 187 | + |
| 188 | |
| 189 | M |
| 190 | - |
| 191 | E |
| 192 | |

| | |
|-----|---|
| 180 | + |
| 181 | |
| 182 | + |
| 183 | |
| 184 | |
| 185 | |
| 186 | |
| 187 | + |
| 188 | |
| 189 | M |
| 190 | - |
| 191 | E |
| 192 | |

| | |
|-----|---|
| 190 | - |
| 191 | F |
| 192 | - |

192

4. Timing Report


- Try to synthesize the design with maximum frequency
- Report timing on longest path, slack


| | |
|-----|--|
| 472 | ----- |
| 473 | Clock Summary |
| 474 | ----- |
| 475 | ----- |
| 476 | |
| 477 | Clock Waveform(ns) Period(ns) Frequency(MHz) |
| 478 | ----- |
| 479 | axis_clk {0.000 5.500} 11.000 90.909 |
| 480 | ----- |
| 547 | Max Delay Paths |
| 548 | ----- |
| 549 | Slack (MET) : 0.611ns (required time - arrival time) |
| 550 | Source: data_y1_0/CLK |
| 551 | (rising edge-triggered cell DSP48E1 clocked by axis_clk (rise@0.000ns fall@5.500ns period=11.000ns)) |
| 552 | Destination: data_y_reg[31]/D |
| 553 | (rising edge-triggered cell FDRE clocked by axis_clk (rise@0.000ns fall@5.500ns period=11.000ns)) |
| 554 | Path Group: axis_clk |
| 555 | Path Type: Setup (Max at Slow Process Corner) |
| 556 | Requirement: 11.000ns (axis_clk rise@11.000ns - axis_clk rise@0.000ns) |
| 557 | Data Path Delay: 10.253ns (logic 8.142ns (79.413%) route 2.111ns (20.587%)) |
| 558 | Logic Levels: 9 (CARRY4=5 DSP48E1=1 LUT2=3) |
| 559 | Clock Path Skew: -0.145ns (DCD - SCD + CPR) |
| 560 | Destination Clock Delay (DCD): 2.128ns = (13.128 - 11.000) |
| 561 | Source Clock Delay (SCD): 2.456ns |
| 562 | Clock Pessimism Removal (CPR): 0.184ns |
| 563 | Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE |
| 564 | Total System Jitter (TSJ): 0.071ns |
| 565 | Total Input Jitter (TIJ): 0.000ns |
| 566 | Discrete Jitter (DJ): 0.000ns |
| 567 | Phase Error (PE): 0.000ns |
| 568 | |
| 569 | Location Delay type Incr(ns) Path(ns) Netlist Resource(s) |
| 570 | ----- |
| 571 | (clock axis_clk rise edge) |
| 572 | |
| 573 | |
| 574 | net (fo=0) 0.000 0.000 r axis_clk (IN) |
| 575 | |
| 576 | IBUF (Prop_ibuf_I_O) 0.972 0.972 r axis_clk IBUF inst/I |
| 577 | net (fo=1, unplaced) 0.800 1.771 r axis_clk IBUF |
| 578 | |
| 579 | BUFG (Prop_bufg_I_O) 0.101 1.872 r axis_clk IBUF BUFG inst/I |
| 580 | net (fo=272, unplaced) 0.584 2.456 r axis_clk IBUF BUFG |
| 581 | DSP48E1 r data_y1_0/CLK |
| 582 | ----- |
| 583 | DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47]) |
| 584 | |
| 585 | net (fo=1, unplaced) 0.055 6.662 r data_y1_0/PCOUT[47] |
| 586 | |
| 587 | DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0]) |
| 588 | |
| 589 | net (fo=2, unplaced) 0.800 8.235 r data_y1_1/P[0] |
| 590 | |
| 591 | LUT2 (Prop_lut2_I0_O) 0.124 9.159 r data_y[19]_i_10/I0 |
| 592 | |

| | | | | |
|-----|--------------------------------------|--------|---------|----------------------------|
| 580 | net (fo=272, unplaced) | 0.584 | 2.456 | axis_clk_IBUF_BUF |
| 581 | DSP48E1 | | r | data_y1__0/CLK |
| 582 | ----- | | | |
| 583 | DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47]) | | | |
| 584 | | 4.206 | 6.662 | r data_y1__0/PCOUT[47] |
| 585 | net (fo=1, unplaced) | 0.055 | 6.717 | r data_y1__0_n_106 |
| 586 | | | r | data_y1__1/PCIN[47] |
| 587 | DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0]) | | | |
| 588 | | 1.518 | 8.235 | r data_y1__1/P[0] |
| 589 | net (fo=2, unplaced) | 0.800 | 9.035 | r data_y1__1_n_105 |
| 590 | | | r | data_y[19]_i_10/I0 |
| 591 | LUT2 (Prop_lut2_I0_O) | 0.124 | 9.159 | r data_y[19]_i_10/O |
| 592 | net (fo=1, unplaced) | 0.000 | 9.159 | r data_y[19]_i_10_n_0 |
| 593 | | | r | data_y_reg[19]_i_3/S[1] |
| 594 | CARRY4 (Prop_carry4_S[1]_CO[3]) | | | |
| 595 | | 0.533 | 9.692 | r data_y_reg[19]_i_3/CO[3] |
| 596 | net (fo=1, unplaced) | 0.009 | 9.701 | r data_y_reg[19]_i_3_n_0 |
| 597 | | | r | data_y_reg[23]_i_3/CI |
| 598 | CARRY4 (Prop_carry4_CI_CO[3]) | | | |
| 599 | | 0.117 | 9.818 | r data_y_reg[23]_i_3/CO[3] |
| 600 | net (fo=1, unplaced) | 0.000 | 9.818 | r data_y_reg[23]_i_3_n_0 |
| 601 | | | r | data_y_reg[27]_i_3/CI |
| 602 | CARRY4 (Prop_carry4_CI_O[3]) | | | |
| 603 | | 0.331 | 10.149 | r data_y_reg[27]_i_3/O[3] |
| 604 | net (fo=2, unplaced) | 0.629 | 10.778 | r data_y_reg[27]_i_3_n_4 |
| 605 | | | r | data_y[27]_i_4/I0 |
| 606 | LUT2 (Prop_lut2_I0_O) | 0.307 | 11.085 | r data_y[27]_i_4/O |
| 607 | net (fo=1, unplaced) | 0.000 | 11.085 | r data_y[27]_i_4_n_0 |
| 608 | | | r | data_y_reg[27]_i_2/S[3] |
| 609 | CARRY4 (Prop_carry4_S[3]_CO[3]) | | | |
| 610 | | 0.376 | 11.461 | r data_y_reg[27]_i_2/CO[3] |
| 611 | net (fo=1, unplaced) | 0.000 | 11.461 | r data_y_reg[27]_i_2_n_0 |
| 612 | | | r | data_y_reg[31]_i_2/CI |
| 613 | CARRY4 (Prop_carry4_CI_O[3]) | | | |
| 614 | | 0.331 | 11.792 | r data_y_reg[31]_i_2/O[3] |
| 615 | net (fo=1, unplaced) | 0.618 | 12.410 | r data_y0[31] |
| 616 | | | r | data_y[31]_i_1/I1 |
| 617 | LUT2 (Prop_lut2_I1_O) | 0.299 | 12.709 | r data_y[31]_i_1/O |
| 618 | net (fo=1, unplaced) | 0.000 | 12.709 | r data_y[31]_i_1_n_0 |
| 619 | FDRE | | r | data_y_reg[31]/D |
| 620 | ----- | | | |
| 621 | | | | |
| 622 | (clock axis_clk rise edge) | | | |
| 623 | | 11.000 | 11.000 | r |
| 624 | | 0.000 | 11.000 | r axis_clk (IN) |
| 625 | ----- | | | |
| 626 | | | | |
| 627 | (clock axis_clk rise edge) | | | |
| 628 | | 11.000 | 11.000 | r |
| 629 | | 0.000 | 11.000 | r axis_clk (IN) |
| 630 | net (fo=0) | 0.000 | 11.000 | r axis_clk |
| 631 | | | r | axis_clk_IBUF_inst/I |
| 632 | IBUF (Prop_ibuf_I_O) | 0.838 | 11.838 | r axis_clk_IBUF_inst/O |
| 633 | net (fo=1, unplaced) | 0.760 | 12.598 | r axis_clk_IBUF |
| 634 | | | r | axis_clk_IBUF_BUF_inst/I |
| 635 | BUF (Prop_bufg_I_O) | 0.091 | 12.689 | r axis_clk_IBUF_BUF_inst/O |
| 636 | net (fo=272, unplaced) | 0.439 | 13.128 | r axis_clk_IBUF_BUF |
| 637 | FDRE | | r | data_y_reg[31]/C |
| 638 | clock pessimism | 0.184 | 13.311 | |
| 639 | clock uncertainty | -0.035 | 13.276 | |
| 640 | FDRE (Setup_fdre_C_D) | 0.044 | 13.320 | data_y_reg[31] |
| 641 | ----- | | | |
| 642 | required time | | 13.320 | |
| 643 | arrival time | | -12.709 | |
| 644 | ----- | | | |
| 645 | slack | | 0.611 | |


5. Simulation Waveform, show

- Check ap_idle







- Program ap start



- Data-in stream-in



- Read tap from RAM



- FSM

