










[illegible]









File			
<Title>			
Size	Document Number		Rev
C	<Doc>		<Rev Code>
Date:	Tuesday, January 23, 2018	Sheet	3 of 6

<DSP POWER>

<FPGA PWR 1.2V, 2.5V, 3.3V>



<PWR 12V-> 3.3V-5A>



Rev	<Title>	Rev	<Rev>
Rev	Document Number	Rev	<Rev>
C	4000	Rev	<Rev>
Date	January 20, 2018	Sheet	4 of 5

