

Chapter 28

# Multiplexed I/O

#### Introduction

The features and functional description of the multiplexed I/Os (MIOs) are described in this chapter including the MIO signal routing, bank-level mapping, and pin assignment considerations for efficient use of the available MIO pins.

The basic MIO function is to multiplex access from the processing system (PS) peripheral interface pins to the appropriate peripheral interfaces, as defined in the configuration registers. An additional function is to control access from the extended multiplexed I/O interface (EMIO) block to the input signals of the peripheral interfaces, for instance, where there is a receive path. The MIO module allows you to configure the PS pin-out as required. Seventy-eight (78) of the general purpose I/Os (GPIO) are used as MIOs. They are configured by accessing the MIO control registers (detailed in this chapter) and are located in the system-level control, IOU\_SLCR register set.

The 78 MIO signals are divided into three banks, and each bank includes 26 device pins. Each bank (500, 501, and 502) has its own power pins, VCCO\_PSIO{0:2} for the hardware interface. The I/O logic and interface to the system are in the LPD power domain. The voltage signaling level, 1.8 or 3.3V, can be determined by reading the IOU\_SLCR.bank{0:2} registers.

The boot device is assigned to a specific set of MIO pins (see Table 11-1). These assignments can drive the decisions on bank assignments for interfacing with other hardware.



#### Overview of the Blocks Function

The MIO module can be described as a wide multiplexer/de-multiplexer, routing a number of different peripheral interfaces to a limited number of external pins under software configuration. A number of different interfaces are routed to and from the pins by the MIO, with varying timing requirements. Therefore, a priority structure based on maximum toggle rates must be implemented to place high-speed signal interfaces (such as gigabit Ethernet RGMII or USB ULPI) closer to the pin in the multiplexer tree structure.

Control of the functionality associated with each pin is through the MIO section of the IOU\_SLCR system-level control registers. Output control signals are generated from these register settings. These signals are used either directly as multiplexer selects or indirectly through multiplexer select remapping functions. There are multiple port mapping options available for peripherals (e.g., 12 for CAN and I2C) where the interface to the peripheral can be constructed using any of the following.

- Mapping of ports from a single group.
- Mapping of ports from different groups.
- A mix of PS pins and PL pins through the EMIO interface.

#### **PS and PL Pins**

The MIO is fundamental to the I/O peripheral connections due to the limited number of MIO pins (Figure 28-1). Software programs the routing of the I/O signals to the MIO pins. The I/O peripheral signals can also be routed to the PL (including PL device pins) through the EMIO interface. This is used to gain access to more device pins (PL pins) and to allow an I/O peripheral controller to interface to internal logic in the PL.




Figure 28-1: MIO-EMIO Wiring Diagram



#### **Output Multiplexer**

The output multiplexer example in Figure 28-2 shows a single bit cell of an output multiplexer. The I3\_output\_\* signal name is used to denote any of the range of low-speed peripherals, where the ordering is not significant. To illustrate the general multiplexing structure, other interfaces are identified without specifying a particular signal. Interfaces of similar speed can be swapped at each multiplexer level. For instance, the fast trace-port interface can be used where neither the ULPI nor RGMII PHY interfaces are used.

Figure 28-2 shows the default multiplexer structure for the output and enable multiplexer. For most pins, only one of the high-speed interfaces (RGMII or ULPI or trace) is present. Similarly, for many signals generated or consumed by peripherals, there is no corresponding 3-state enable under the implemented protocol for its external interface. For example, because RGMII does not use 3-state enables, the diagram includes them to illustrate the concept of the output enable shadowing the output signal.




Figure 28-2: MIO Multiplexing Stages and 3-State Output Control



#### **Master 3-state Enables**

As shown in Figure 28-2, each pin has a master 3-state enable that overrides any interface specific output enable provided by the peripherals. The master enable is logically combined with the interface specific output enable signals (if provided) currently selected by the output enable multiplexer tree to produce a single output enable for connection to the I/O cell

Access to the master enable control registers is on a bit-by-bit basis as the pins are configured or in parallel by accessing two 32-bit registers.

#### **Default Logic Levels**

The inputs to the I/O peripherals are driven with default values when another source is not routed to either the MIO or the EMIO. If an input is routed to EMIO, but the PL is powered down, then the same default value is driven to the I/O peripheral (see Figure 28-3.)

For MIO-only signals, the default signal input is driven when the MIO multiplexer does not route the signal to an MIO pin.

For MIO-EMIO signals, the default signal input is driven when the MIO multiplexer does not route the signal to an MIO pin (the signal defaults to the EMIO interface) and when the signal is programmed to be routed through the EMIO, but the PL either does not drive the signal (not configured) or is not able to drive it (powered down).

The default input signal logic levels are designed to be benign to the I/O peripheral. As a precaution, the related peripheral core should also be disabled when not in use. The logic levels are shown in the signal tables in each chapter for each I/O peripheral.

When PS\_POR\_B is asserted Low, the PS GPIO outputs connected to EMIO are forced and held High.






Figure 28-3: Non-selected Controller Inputs

The following table shows the state of each EMIO when PS only reset.

Table 28-1: EMIO when PS only Reset

Co	ontroller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	CAN	CAN 0 TX	emio_can0_phy_tx	1
	CAN	CAN 1 TX	emio_can1_phy_tx	1



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	N/A	[1:0] emio_enet0_dma_bus_width	0
		[1:0] emio_enet1_dma_bus_width	0
		[1:0] emio_enet2_dma_bus_width	0
		[1:0] emio_enet3_dma_bus_width	0
	N/A	emio_enet0_dma_tx_end_tog	0
		emio_enet1_dma_tx_end_tog	0
		emio_enet2_dma_tx_end_tog	0
		emio_enet3_dma_tx_end_tog	0
	Tx Data (7:0)	[7:0] emio_enet0_gmii_txd	FF
GEM		[7:0] emio_enet1_gmii_txd	FF
GEIVI		[7:0] emio_enet2_gmii_txd	FF
		[7:0] emio_enet3_gmii_txd	FF
	TX Enable	emio_enet0_gmii_tx_en	0
		emio_enet1_gmii_tx_en	0
		emio_enet2_gmii_tx_en	0
		emio_enet3_gmii_tx_en	0
	TX Error	emio_enet0_gmii_tx_er	1
		emio_enet1_gmii_tx_er	1
		emio_enet2_gmii_tx_er	1
		emio_enet3_gmii_tx_er	1



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	GEM0_MDC	emio_enet0_mdio_mdc	1
	GEM1_MDC	emio_enet1_mdio_mdc	1
	GEM2_MDC	emio_enet2_mdio_mdc	1
	GEM3_MDC	emio_enet3_mdio_mdc	1
	GEM0_MDIO	emio_enet0_mdio_o	1
	GEM1_MDIO	emio_enet1_mdio_o	1
	GEM2_MDIO	emio_enet2_mdio_o	1
	GEM3_MDIO	emio_enet3_mdio_o	1
	N/A	emio_enet0_mdio_t <sup>(3)</sup>	1
		emio_enet1_mdio_t <sup>(3)</sup>	1
		emio_enet2_mdio_t <sup>(3)</sup>	1
GEM		emio_enet3_mdio_t <sup>(3)</sup>	1
GEIVI	N/A	[7:0] emio_enet0_rx_w_data	FF
		[7:0] emio_enet1_rx_w_data	FF
		[7:0] emio_enet2_rx_w_data	FF
		[7:0] emio_enet3_rx_w_data	FF
	N/A	emio_enet0_rx_w_eop	1
		emio_enet1_rx_w_eop	1
		emio_enet2_rx_w_eop	1
		emio_enet3_rx_w_eop	1
	N/A	emio_enet0_rx_w_err	0
		emio_enet1_rx_w_err	0
		emio_enet2_rx_w_err	0
		emio_enet3_rx_w_err	0



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	N/A	emio_enet0_rx_w_flush	1
		emio_enet1_rx_w_flush	1
		emio_enet2_rx_w_flush	1
		emio_enet3_rx_w_flush	1
	N/A	emio_enet0_rx_w_sop	1
		emio_enet1_rx_w_sop	1
		emio_enet2_rx_w_sop	1
		emio_enet3_rx_w_sop	1
	N/A	[44:0] emio_enet0_rx_w_status	1FFF_FFFF_FFFF
		[44:0] emio_enet1_rx_w_status	1FFF_FFFF_FFFF
		[44:0] emio_enet2_rx_w_status	1FFF_FFFF_FFFF
GEM		[44:0] emio_enet3_rx_w_status	1FFF_FFFF_FFFF
GEIVI	N/A	emio_enet0_rx_w_wr	1
		emio_enet1_rx_w_wr	1
		emio_enet2_rx_w_wr	1
		emio_enet3_rx_w_wr	1
	Speed mode (2:0) <sup>(1)</sup>	[2:0] emio_enet0_speed_mode	7
		[2:0] emio_enet1_speed_mode	7
		[2:0] emio_enet2_speed_mode	7
		[2:0] emio_enet3_speed_mode	7
	N/A	emio_enet0_tx_r_rd	1
		emio_enet1_tx_r_rd	1
		emio_enet2_tx_r_rd	1
		emio_enet3_tx_r_rd	1



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	N/A	[3:0] emio_enet0_tx_r_status	F
		[3:0] emio_enet1_tx_r_status	F
		[3:0] emio_enet2_tx_r_status	F
		[3:0] emio_enet3_tx_r_status	F
	N/A	[93:0]emio_enet0_enet_tsu_timer_cnt	3FFFFFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	N/A	emio_enet0_delay_req_rx	1
		emio_enet1_delay_req_rx	1
		emio_enet2_delay_req_rx	1
		emio_enet3_delay_req_rx	1
	N/A	emio_enet0_delay_req_tx	1
		emio_enet1_delay_req_tx	1
		emio_enet2_delay_req_tx	1
		emio_enet3_delay_req_tx	1
	N/A	emio_enet0_pdelay_req_rx	1
		emio_enet1_pdelay_req_rx	1
		emio_enet2_pdelay_req_rx	1
GEM		emio_enet3_pdelay_req_rx	1
	N/A	emio_enet0_pdelay_req_tx	1
		emio_enet1_pdelay_req_tx	1
		emio_enet2_pdelay_req_tx	1
		emio_enet3_pdelay_req_tx	1
	N/A	emio_enet0_pdelay_resp_rx	1
		emio_enet1_pdelay_resp_rx	1
		emio_enet2_pdelay_resp_rx	1
		emio_enet3_pdelay_resp_rx	1
	N/A	emio_enet0_pdelay_resp_tx	1
		emio_enet1_pdelay_resp_tx	1
		emio_enet2_pdelay_resp_tx	1
		emio_enet3_pdelay_resp_tx	1
	N/A	emio_enet0_rx_sof	1
		emio_enet1_rx_sof	1
		emio_enet2_rx_sof	1
		emio_enet3_rx_sof	1



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	N/A	emio_enet0_sync_frame_rx	1
		emio_enet1_sync_frame_rx	1
		emio_enet2_sync_frame_rx	1
		emio_enet3_sync_frame_rx	1
	N/A	emio_enet0_sync_frame_tx	1
		emio_enet1_sync_frame_tx	1
		emio_enet2_sync_frame_tx	1
		emio_enet3_sync_frame_tx	1
	N/A	emio_enet0_tsu_timer_cmp_val	1
GEM		emio_enet1_tsu_timer_cmp_val	1
GEIVI		emio_enet2_tsu_timer_cmp_val	1
		emio_enet3_tsu_timer_cmp_val	1
	N/A	emio_enet0_tx_r_fixed_lat	1
		emio_enet1_tx_r_fixed_lat	1
		emio_enet2_tx_r_fixed_lat	1
		emio_enet3_tx_r_fixed_lat	1
	N/A	emio_enet0_tx_sof	1
		emio_enet1_tx_sof	1
		emio_enet2_tx_sof	1
		emio_enet3_tx_sof	1
GPIO	N/A	[95:0] emio_gpio_o_temp	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	N/A	[95:0] emio_gpio_t_temp	0
	12C 0 SCL	emio_i2c0_scl_o	0
	12C 1 SCL	emio_i2c1_scl_o	0
	N/A	emio_i2c0_scl_t <sup>(3)</sup>	1
I2C		emio_i2c1_scl_t <sup>(3)</sup>	1
۱۷۲	12C 0 SDA	emio_i2c0_sda_o	0
	I2C 1 SDA	emio_i2c1_sda_o	0
	N/A	emio_i2c0_sda_t <sup>(3)</sup>	1
		emio_i2c1_sda_t <sup>(3)</sup>	1
	SDIO 0 power control	emio_sdio0_buspower	1
SDIO	SDIO 1 power control	emio_sdio1_buspower	1
	SDIO 0 bus voltage	[2:0] emio_sdio0_bus_volt	7



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	SDIO 1 bus voltage	[2:0] emio_sdio1_bus_volt	7
	SDIO 0 clock	emio_sdio0_clkout	1
	SDIO 1 clock	emio_sdio1_clkout	1
	SDIO 0 command	emio_sdio0_cmdena <sup>(3)</sup>	0
	SDIO 1 command	emio_sdio1_cmdena <sup>(3)</sup>	0
	SDIO 0 command	emio_sdio0_cmdout	1
SDIO	SDIO 1 command	emio_sdio1_cmdout	1
	SDIO 0 data [7:0]	[7:0] emio_sdio0_dataena <sup>(3)</sup>	1
	SDIO 1 data [7:0]	[7:0] emio_sdio1_dataena <sup>(3)</sup>	1
	SDIO 0 data{7:0}	[7:0] emio_sdio0_dataout	FF
	SDIO 1 data{7:0}	[7:0] emio_sdio1_dataout	FF
	SDIO 0 LED control	emio_sdio0_ledcontrol	1
	SDIO 1 LED control	emio_sdio1_ledcontrol	1
	N/A	emio_spi0_mo_t <sup>(3)</sup>	1
		emio_spi1_mo_t <sup>(3)</sup>	1
	SPI 0 MOSI	emio_spi0_m_o	1
	SPI 1 MOSI	emio_spi1_m_o	1
	SPI 0 Clock	emio_spi0_sclk_o	1
	SPI 1 Clock	emio_spi1_sclk_o	1
	SPI 0 Clock	emio_spi0_sclk_t_n	0
	SPI 1 Clock	emio_spi1_sclk_t_n	0
	SPI 0 MISO	emio_spi0_s_o	1
CDI	SPI 1 MISO	emio_spi1_s_o	1
SPI	SPI 0 SS 3-state	emio_spi0_ss_n_t <sup>(3)</sup>	1
	SPI 1 SS 3-state	emio_spi1_ss_n_t <sup>(3)</sup>	1
	SPI 0 Slave Select 0	emio_spi0_ss_o_n	7
	SPI 0 Slave Select 1	emio_spi0_ss1_o_n	7
	SPI 0 Slave Select 2	emio_spi0_ss2_o_n	7
	SPI 1 Slave Select 0	emio_spi1_ss_o_n	7
	SPI 1 Slave Select 1	emio_spi1_ss1_o_n	7
	SPI 1 Slave Select 2	emio_spi1_ss2_o_n	7
	-	EMIOSPI0STN	0
	-	EMIOSPI1STN	0



Table 28-1: EMIO when PS only Reset (Cont'd)

Controller	MIO Signal	Vivado Generated Wrapper Signal	Output state when PS only reset is asserted
	ttc0_wave_out	[2:0]emio_ttc0_wave_o	0
TTC	ttc1_wave_out	[2:0]emio_ttc1_wave_o	0
TIC	ttc2_wave_out	[2:0]emio_ttc2_wave_o	0
	ttc3_wave_out	[2:0]emio_ttc3_wave_o	0
USB2	N/A	emio_u2dsport_vbus_ctrl_usb2_0	1
USBZ	N/A	emio_u2dsport_vbus_ctrl_usb2_1	1
USB3	N/A	emio_u3dsport_vbus_ctrl_usb3_0	1
	N/A	emio_u3dsport_vbus_ctrl_usb3_1	1
	UART 0 Data Terminal Ready	emio_uart0_dtrn	1
UART0	UART 0 Transmit	emio_uart0_txd	1
	UART 0 Ready to Send	emio_uart0_rtsn	1
	UART 1 Data Terminal Ready	emio_uart1_dtrn	1
UART1	UART 1 Transmit	emio_uart1_txd	1
	UART 1 Ready to Send	emio_uart1_rtsn	1
WDT	wdt0_rst_o <sup>(2)</sup>	emio_wdt0_rst_o	0
WDT	wdt1_rst_o <sup>(2)</sup>	emio_wdt1_rst_o	0

#### Notes:

- 1. See Table 34-15 for more information.
- 2. wdt0\_rst\_o and wdt1\_rst\_o are active high.
- 3. Signal is inverted in Vivado wrapper.



# **MIO Pin Assignment Considerations**



**IMPORTANT:** There are several important MIO pin assignment considerations. The MIO-at-a-Glance table and these pin assignment considerations are helpful for pin planning. There are individual MIO signal tables for each controller/unit that uses the MIO pins.

#### **Interface Frequencies**

The clocking frequency for an interface usually depends on the device speed grade and whether the interface is routed through the MIO or EMIO.

#### I/O Buffer Output Enable Control

The output enable for each MIO I/O buffer is controlled by a combination of the setting of the three-state override control bit, the selected signal type (input-only or not), and the state of the peripheral controller. The three-state override bit can be controlled from either of two places: the iou\_slcr.MIO\_PIN\_xx register bit or the iou\_slcr.MIO\_MST\_TRIx register bits. These bits control the same flip-flop to help control the three-state signal of the I/O buffer. The I/O buffer output is enabled when the three-state override control bit equals 0 and either the signal is an output-only or the I/O peripheral is driving a signal that is configured as I/O.

#### **Boot from SD Card**

The BootROM expects the SD card to be connected to MIO pins 13 through 25 for SD0 and MIO pins 39 through 51 for SD1.

#### eMMC Mapping

The SD1/eMMC can only operate in 4-bit mode when it is mapped to MIO bank 3.

#### **Quad-SPI** Interface

The lower memory Quad-SPI interface (QSPI\_0) must be used when using the Quad-SPI memory subsystem. The upper interface (QSPI\_1) is optional and is only used for a two-memory arrangement (parallel or stacked). Do not use the Quad-SPI 1 interface alone.

#### Drive Strength

After power up, the default I/O setting of the MIO banks 0, 1, and 2 is 8 mA.



# **MIO Table at a Glance**

For pin planning, see Table 28-2. MIO signals are also listed in each controller chapter along with their function, direction, and presence in EMIO.

Table 28-2: MIO Interfaces

	_			L																												Ē							_	_
Interface	0	2 3	4 5 6	9 2	9 10	11 12	13 14	15	16 17 18	18 19 2	20 21 2	22 23	24 25	26 27	28 29	30 31	32 33	34	36 37	38 39	40 41	42 43	44	46 47	<b></b>	49 50 5	21 25	53	55 56	22	29 00	61 62	ය අ	99 59	9 29	69 2	Z.	72 73 7	74 75	76 77
gem0														0 1	2 3	4 5	2 9	6 8	10 11																					
gem1																				0 1	2 3	4 5	2 9	8	10	11														
gem2																											0	1 2	3 4	9 9	7 8	9 10	11							
gem3																																	0	1 2	3 4	9 9	7 8	6	10 11	
gem_tsu																										0	0													
qspi <sup>(2)</sup>	4 1	2 3	0 5 17	12 6 8	9 10	11 7																																		
nand					2 13	14 4	1 3	0	5 6 7	7 8 9	9 10 1	16 11	12 15	2 13	14		4																							
pcie <sup>(3)</sup>															0	0 0	0	0 0	0 0																					
0qsn																											0	1 6	3 4	5 2	7 8	9 10	11							
usb1																																	0	1 6	3 4	5 2	7 8	6	10 11	
nwd														0 1	2 3	4 5	2 9	6	10 11																					
sd0 <sup>(1)</sup>							4 5	9	7 8 9	9 10 1	11 3	2 13	1 0							2 1	3 4	9 9	7 8	9 10	₽	13 0							2	1 3	4 5	9	8	10	11 13	0
sd1 <sup>(1)</sup>																				8	9 10	11 13	0 1	4 5	9	7 3 ;	2									0 13	4 5	9	7 3	2 1
CSU tamper									0	0 0 0	0 0	0 0	0 0	0		0	0 0																							
DisplayPort aux														0	1 2	23		0 1	2 3																					
gpio0	0 1	2 3	4 5 6	8 1 8	9 10	11 12	13 14	15 16	17	18 19 2	20 21 2	22 23	24 25																											
gpio1														0 1	2 3	4 5	2 9	6 8	10 11	12 13	14 15	16 17	18 19	20 21	77	23 24 2	25													
gpio2																											0	1 2	3 4	9 9	7 8	9 10	11 12	13 14	1 15 16	17 18	19	20 21 2	22 23	24 25
can0		0 1	)	0 1	0	1	0	1	0	0 1		0 1		0 1		0 1		0 1		0 1		0 1		0 1		0	1	0	1	0	1	0	1	0	1	0	1		0 1	
can1	1 0		1 0	1	0 .	1	0	1	1 0	.,	1 0		1 0		1 0		1 0		1 0		1 0		1 0		1 (	0	1	0	1	0	1	0	1	0	1	0	1	0		1 0
i2c0		0 1	)	0 1	0	1	0		0	0 1		0 1		0 1		0 1		0 1		0 1		0 1		0 1		0	1	0	1	0	1	0	1	0	1	0	1	_	0 1	



Table 28-2: MIO Interfaces (Cont'd)

			)		(m. 1110) 100 100 100 100 100 100 100 100 1	5	)	_	:	,																																																	
Interface	0 1	7	3 4	5 1	2 9	8	9 10	11	12 1:	13 14	15	16 17	17 18	8 19	70	21 22	23	1 24	25	26 27	7 28	29	30 31	31 32	33	32	35 36	6 37	38 3	39 40	0 41	75	43 44	44 45	46	47 4	48 49	9 50	51	52 53	3 54	25	29 2	57 58	8 59	09	61 62	52 63	64	9 59	19 99	89 /	12 69	17 07	72	73 7	74 75	9/	11
i2c1	0 1		0	1		0			0	-1		0 1	1		0	-		0			0			0	-		0	1		0			-	0 1		É	0 1			0 1	1		0			0			0	1	_	0	1		0		_	0	1
pjtag	3 0	-	7						3 0	0 1	2									3 0	1	2								0 1	. 2									3 0	0 1	2		33	0 9	1	2												
lpd_swdt					0 1		0	н					0	-		3	0 1						0 1	1		0	1					0	1		0	1		0	1								0	0 1			0 1			0 1			0 1		
fpd_swdt			0	0 1		0						0 1	-1		0	-		0	1					0	н		0	1					0	0 1			0 1						0 1	1					0	1		0	-		0	-			
spi0	5 4	3	2 1	1 0					5 4	4 3	2	1 0	0							5 4	1 3	7	1 0	0					2	4 3	2	1	0							5 4	1 3	2	1 0	0					2	4 3	3 2	-	0						
spi1			L		5 4	3	2 1	0					1	4	3	2 5	5 0							2	4	m	2 1	0 1					2	5 4	3	2 1	1 0							2	4	3	2 1	1 0						5 4	3	2 1	1 0		L
ttc0					0 1					0	-1					3	0 1						0 1	1					0	1					0	1					0	1					0	0 1					J	0 1					
ttc1			0	0 1					0 1	-1					0						0	1					0	1					0	0 1						0 1	1					0						0	1						
ttc2		0	1				0	П					0	-						0 1						0	1					0	-					0	1					0	1						0 1								
ttc3	0 1					0						0 1	1					0	Ţ					0	₩					0							0 1						0 1	-					0	1									
mdio{0:3}																																						0	1																			0	1
ua0		0	1		0 1		0	1		0	1		0	1		J	0 1			0 1			0 1	1		0	1		0	1		0	1		0	1		0	1		0	1		0	1		0	0 1		)	0 1		)	0 1			0 1		
ua1	1 0	-	1	0 1			0		1	0		1 0	0		П	0		-	0		1	0		T	0		1	0 -		1	0		-	1 0			1 0			1 0	0		1	0		Ţ	0		Ţ	0		-	0		1	0			
trace	0 1	2	3 4	1 5	9	∞	9 10	=======================================	12 1:	13 14	15	16 17	17							9	8	6	10 11	11 12	13	14	15 16	5 17	0	1 2	33	4	5							0 1	1 2	3	4 5	9 9	7	∞	9 10	11 0:	12	13 1.	14 15	16	17						

- 1. SD0/1 peripheral pins can also be configured as eMMC 0/1, respectively. The difference between SD and eMMC configuration is as follows.
- The Card Detect and Write Protect signals are only available in SD mode.
  - The BUS\_POW pin in SD mode is treated as a reset pin in eMMC mode.
- In SD mode, data transfers in 1-bit and 4-bit modes. In eMMC mode, data transfers in 1-bit, 4-bit, and 8-bit modes.
- 2. In Quad-SPI loopback mode, leave the clk\_for\_lpbk signal floating. In Quad-SPI non-loopback mode, the clk\_for\_lpbk signal is not used by the Quad-SPI and can be used as a peripheral I/O (such as GPIO, CAN, or 12C). • If the SD interface is configured for SD 3.0, the signals SEL, DIR\_CMD, DIR\_0, and DIR\_1\_3 are mapped to sdio{0,1}\_data\_out [4], [5], [6], and [7], respectively.
- 3. The PCIe Root Port mode reset signals are routed to specific MIO pins as listed in Table 30-10.



## **Register Overview**

Some MIO pins are programmed by the PMU ROM pre-boot. Some might also be programmed by the PMU user firmware, the CSU for the boot device, the FSBL, or other low-level code. The affected registers are listed in Table 28-3. All MIO registers use the IOU\_SLCR register set and can be programmed in any order.

Table 28-3: MIO Control Registers

Description	Register Name	Туре
Route I/O signals of IOP peripherals to MIO pins {0:77}.	MIO_PIN_{0:77}	R/W
Disable 3-state output buffers on MIO pins {0:77}.	MIO_MST_TRI{0:2}	R/W
Select input type (CMOS or Schmitt with hysteresis).	BANK{0:2}_CTRL3	R/W
Select internal pull-up or pull-down.	BANK{0:2}_CTRL4	R/W
Enable or disable internal resister.	BANK{0:2}_CTRL5	R/W
Select slew rate output (fast or slow).	BANK{0:2}_CTRL6	R/W
Select output drive strength (2 bits; 2, 4, 8, and 12 mA).	BANK{0:2}_CTRL{0, 1}	R /W
Read the voltage applied to PSIO bank.	BANK{0:2}_STATUS	R
Enable loopback function with MIO for SPI, UART, CAN, and I2C I/O interfaces.	MIO_LOOPBACK	R/W

**Note:** Setting MIO\_MST\_TRIx [PIN\_xx\_TRI] to 0 enables the GPIO to control the 3-state mode of the I/O. If the 3-state control is set to 1 in the MIO, then the output driver will be set to 3-state regardless of the GPIO settings.

# **Programming Model**

Typically, the MIO configuration code is generated as part of the FSBL from the hardware project. An SDK export of a Vivado Design Suite project carries the PCW configuration information for the MIO pins. The SDK tools process the MIO configuration during FSBL creation.

### **I2C Interface Programming Example**

The MIO can be configured to route the I2C interface signals to MIO pins 2 and 3. To route the I2C SCL signal to MIO pin 2, write <code>'h40</code> to the IOU\_SLCR.MIO\_PIN\_2 register. To route the I2C SDA signal to MIO pin 3, write <code>'h40</code> to the IOU\_SLCR.MIO\_PIN\_3 register.



Table 28-4: MIO Interfaces

						ı	ı	1		1		ı	ı		ı	
	trace	18		ㅎ ㅇ	ㅎ -	dq_0	3 3	dq_2 4	dq_3	dq_4 6	dq_5	9 pp 8	0 g	dq_8	dq_9	dq_10
	ua1	2		txd -	0 0			txd -	0 0			₩ -	D 0			bx -
	ua0	2				0 nd	tkd –			р 0 0	by -			p 0	bt -	
	mdio3	7														
	ttc3	7		ە <del>ق</del>	wave_ out 1							ㅎ ㅇ	wave_ out			
	ttc2	7			,	* o	wave_ out							<b>∜</b> ∘	wave_ out	
	ttc1	7					>	o k	wave_ out_ 1						-	호 o
	ttc0	2							>	÷ 0	wave_ out_					
	mdio2	7									*					
	spi1	9								solk 5	n_ss_ out[2] 4	n_ss_ out[1]	n_ss_ out[0]	miso 1	mosi 0	
	spi0	9		sck 5	n_ss_ out[2] 4	n_ss_ out[1] 3	n_ss_ out[0] 2	miso 1	mosi 0							sck 5
	mdio1	2														
	fpd swdī	2						clk_in 0	rst_out 1			ck_in	rst_out			
	lpd swdī	2								ck_in	rst_out			ck o	rst_out	
	pjtag	4		ξ e	tdi 0	tdo 1	tms 2									3 tč
	mdio0	2														
	i2c1	2		scl 0	sda 1			scl 0	sda 1			scl 0	s da			scl 0
	i2c0	7				0 0	sda 1			scl 0	sda 1			sc 0	sda 1	
Interface Type	can1	2		phy_tx	phy_rx 0			phy_tx	phy_rx 0			phy_tx	phy_rx 0			phy_tx
Se T	can0	2				phy_π 0	phy_tx			phy_rx 0	phy_tx			phy_rx 0	phy_tx	
rfac	gpio1 gpio2	26														
Inte	1pio1	26														
	gpio0	26		[0]oi 0	lo[1]	io[2]	io[3]	io[4] 4	io[5] 5	[6] 6	[7] 7	[8] 8	[9] 9	io[10]	io[11]	io[12]
	dpaux	4														
	o nso	-														
·	test_ scan	38		[0]oi 0	lo[1]	io[2] 2	io[3] 3	io[4]	io[5] 5	[6] 6	[7] 7	[8] 8	[9] 9	io[10]	io[11]	io[12]
	sd1(1)	13														
	sd0(1)	13														
	s nwd	12														
	usb1	12														
	n Ogsn	12														
	pcie(3) u	-														
	nand	17											œ[1] 2	rb_n[0]	rb_n[1]	dqs 4
		13		sclk_out	io[1]	io[2]	io[3]	si_mio[0 ] 0	n_ss_ou t	clk_for_l pbk 12	u_ss_ou t_ upper 6	upper _io[0] _8	upper _io[1] 9	upper ri _io[2] 10	upper 1	sclk_ out_ upper 7
	gem- tsu	-		8				- W	c'	ਹ	c' _					
	gem g	12														
	gem2	12														
	gem 1	12														
	gem0	12														
		Size	Pin	0	1	2	6	4	2	9	7	89	6	10	£	12



Table 28-4: MIO Interfaces (Cont'd)

	trace	dq_11	dq_12 14	dq_13 15	dq_14 16	dq_15									4_4 6	dq_5
	ua1 tr	p O	ਚ	ਚ	b td	pp 0			b -	0 0			b -	p o	p	D
	na0 L		p o	b -			р 0 О	by -		_	p 0	by -			pxu 0	by -
	mdio3 L															
	ttc3 mc				송 ㅇ	wave_ out							٥ چ ٥	wave_ out_		
	ttc2 tt				- C	* °	<b>∜</b> 0	wave_ out_						* O	0 ¢k	wave_ out
	ttc1 tt	wave_ out_					_	*	今 0	wave_ out_						×
	ttc0 t	*	ㅎ ㅇ	wave_ out_						*	0 k	wave_ out				
	mdio2			-								>				
	spi1 m						miso 1	n_ss_ out[2]	n_ss_ out[1] 3	n_ss_ out[0] 2	sclk 5	mosi 0				
	s Dids	n_ss_ out[2] 4	n_ss_ out[1]	n_ss_ out[0] 2	miso 1	mosi 0		E 0	E 0	0					sclk 5	n_ss_ out[2] 4
	dio1		2.0	2.0												2.0
	fpd_swdt				و <del>لا</del> 0 م	rst_out			0 ek	rst_out 1			0 ek	rst_out		
	pd 1 wdī s				0	2	و <del>لا</del> آ 0	rst_out	U	Ľ	olk_iii	rst_out	U	22		
	jtag l	tdi 0	tdo 1	tms 2			o	I.S			o	S			tck 3	ig o
	mdio0 pjtag lpd_			-												
	i2c1 m	s da			0 o	s da			o o	sda 1			o o	s da		
	12c0 ii		0 00	sda 1			0 0	sda –		-	scl 0	sda 1			scl 0	sda 1
,be	can1 i	phy_rx 0			phy_tx	phy_rx 0			phy_tx 1	phy_rx 0			phy_tx 1	phy_rx 0		
е Ту	can0	-	phy_rx 0	phy_tx 1	ш	<u>a</u>	phy_π 0	phy_tx	ш	4	phy_rx 0	phy_tx	ш	<u> </u>	phy_rx 0	phy_tx
rfac	pio2 c		ā	ā			ā.	ā.			ď	ā.			d	ū.
Interface Type	gpio1 gpio2														[0] 0	io[1]
_	pio0 g	io[13]	io[14]	io[15]	io[16] 16	io[17]	io[18]	io[19]	io[20] 20	io[21] 21	io[22] 22	io[23] 23	io[24] 24	io[25] 25		
	dpaux gpio0									-		-		-		data_ out 0
	p nso						ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	ext_ tamper 0	
		io[13]	io[14]	io[15] 15	io[16]	io[17] 17	io[18] ta	io[19] te	io[20] t <sub>ë</sub>	io[21] t <sub>ë</sub>	io[22] te	io[23] t <sub>2</sub>	io[24] t <sub>2</sub>	io[25] t <sub>te</sub>	io[26] t <sub>ë</sub>	io[27] 27
	sd1(1) test_scan				-		-					-				
	sd0(1) s	data_io [0] 4	data_io [1] 5	data_io [2] 6	data_io [3] 7	data_io [4] 8	data_io [5] 9	data_io [6] 10	data_io [7] 11	cmd_io	clk_out 2	bus_po w 13	n_1	dw o		
	os nwd	-8	8	8	8	8	-8	-8	-8	5	ਰ	η	8		0 0	gpi[1]
	usb1 p														3	- 33
	n Ogsn															
	pcie <sup>(3)</sup> u															
	nand po	1	3 c	0 <u>a</u> e	dq[0] 5	dq[1] 6	dq[2]	dq[3] 8	dq[4]	dq[5] 10	we_b 16	dq[6]	dq[7]	re_n 15	ce[1]	rb_n[0] 13
	qspi <sup>(2)</sup> na	8			ŏ	ŏ	ŏ	ŏ	ŏ	ğ	*	ğ ,	ğ ,	5,	8	ē, _
	n dsk														ek.	
	gem gem_ 3 tsu														gem_ tsu_clk 0	
	gem2 ge															
	m0 gem1															<u>=</u> ¹©
	gem0				-			_	_			-			rgmii_ 5 tx_clk 0	rgmii_ txd[0]
		13	4	15	16	17	18	19	20	21	22	23	24	25	26	27



Table 28-4: MIO Interfaces (Cont'd)

	trace	8 8 8	6 9	dq_8 10	dq_9	dq_10 12	dq_11	dq_12 14	dq_13 15	dq_14 16	dq_15 17	o 양	~ 등	dq_0	dq_1
	ua1 tra	txd do	op o	8 -	8 -	txd dq.	o dq	8, _	dq.	txd dq.	rxd dq.	8 -	8	by -	by 0
	na0 u	υ μ	-	p 0	txd -	4		p o	txd 1	-	1	р 0 0	txd -	-	
				6 -	ф			- 2	ф			e -	ф		
	3 mdio3						ال								
	2 ttc3					ㅎ 0	wave out		m <sup>l</sup>					ە چ 0	wave_ out_
	1 ttc2		n					∯ o	wave_ out		m				
	0 ttc1	ㅎ ㅇ	wave_ out_		n					ㅎ 0	wave_ out_ 1		m		
	mdio2 ttc0			o G	wave_ out							ck 0	wave_ out_		
	spi1 r					sclk 5	n_ss_ out[2] 4	n_ss_ out[1]	n_ss_ out[0] 2	miso 1	mosi 0				
	spi0	n_ss_ out[1] 3	n_ss_ out[0] 2	miso 1	mosi 0							sok 5	n_ss_ out[2] 4	n_ss_ out[1] 3	n_ss_ out[0] 2
	mdio1														
	fpd_ n					e 0	rst_out			o (k ii	rst_out 1				
	lpd_ swdt			ok 0	rst_out	8	82	ok in 0	rst_out	3	SI				
	pjtag	opt –	tms 2									tck 3	tdi 0	tdo 1	tms 2
	mdio0 pjtag														
	i2c1	s 0	s da			s o	sda 1			scl 0	sda 1			scl 0	sda 1
	i2c0			sc 0	sda 1			los 0	sda 1			los 0	sda 1		
Interface Type	can1	phy_tx 1	phy_rx 0			phy_tx	phy_rx 0			phy_tx 1	phy_rx 0			phy_tx 1	phy_π 0
ė	can0			phy_rx 0	phy_tx			phy_rx 0	phy_tx 1			phy_rx 0	phy_tx		
rfac															
nte	gpio1 gpio2	io[2] 2	3	io[4]	io[5] 5	[6] 6	7	lo[8] 8	[9] 9	lo[10]	io[11] 11	io[12]	lo[13]	io[14]	io[15] 15
_	pio0 g										-				-
	dpaux gpio0	hot_plu g_dete ct	data_o e 2	data_in 3				data_o ut 0	hot_plu g_dete ct	data_o e 2	data_in 3				
	csu dp	5 B	ਲੌ	g B	ext_ta mper 0	ext_ta mper 0	ext_ta mper 0	ਰ	ho g.	ਚੌ	ep				
	test_scan_c	io[28] 28	io[29] 29	30	31 n	io[32] <sup>63</sup>	933 n	io[34] 34	35 35	io[36] 36	io[37] 37				
	sd1(1)	.9	.9	.o	.9	.9	.9	.9	.9	.S	.ù		data_io[ 4] 8	data_io[ 5] 9	data_io[ 6] 10
	sd0(1)											clk_out	n -	cmd_io	data_io [0] 4
	s nwd	gpi[2] 2	gpi[3] 3	gpi[4] 4	gpi[5] 5	9 [0]od6	gpo[1]	gpo[2] 8	6 [E]odb	gpo[4]	gpo[5]	3		3	<u> </u>
	usb1								-						
	n Oqsn														
	pcie <sup>(3)</sup> u		reset_n 0	reset_n 0	reset_n 0		reset_n 0	reset_n 0	reset_n 0	reset_n 0	reset_n 0				
	nand	rb_n[1]				dqs									
	3pi(2)	_													
	gem_ tsu qspi <sup>(2)</sup>														
	gem ge 3 ts														
	gem2 g														
	gem 1											rgmii_t x_clk 0	rgmii_t xd[0]	rgmii_t xd[1] 2	rgmii_t xd[2] 3
	gem0 g	rgmii_t xd[1] 2	rgmii_t xd[2] 3	rgmii_t xd[3] 4	rgmii_t x_ctl 5	rgmii_r x_clk 6	rgmii_r xd[0] 7	rgmii_r xd[1] 8	rgmi_r xd[2] 9	rgmii_r xd[3] 10	rgmii_r x_ctl 11	2	2	2 .	2
	6	28 × g	29 x	30 × g	31 x	32 x	33 × g	734 ×	35 x	36 ×	37 rg	38	39	40	14



Table 28-4: MIO Interfaces (Cont'd)

	trace	4 4	dq_3									ㅎ ㅇ	ㅎ -	dq_0	3 .
	ua1			txd	px 0			bxd -	px 0			bt -	px 0		
	ua0	<u>Б</u> 0	b -			р o	b -			р o	b ←			px 0	by -
	mdio3														
	ttc3 m							충 0	wave_ out						
	ttc2 t	ố o	wave_ out 1						* -	<b>∜</b> 0	wave_ out_				
	ttc1 t		*	o ok	wave_ out						*	송 ㅇ	wave_ out 1		
	ttc0				\$	* o	wave_ out						\$	충 0	wave_ out_
	mdio2														5
	spi1			sclk 5	n_ss_ out[2] 4	n_ss_ out[1] 3	n_ss_ out[0] 2	miso 1	mosi 0						
	spi0	miso 1	mosi 0									scik 5	n_ss_ out[2] 4	n_ss_ out[1] 3	n_ss_ out[0] 2
	mdio1									gem1_ mdc_ 0	gem1_ mdio				
	fpd_swdīt			clk_in 0	rst_out			음 - 0	rst_out						
	lpd_ swdī	o 0	rst_out			o o	rst_out			ck 0	rst_out				
	pjtag											3 tç	tdi 0	tdo 1	tms 2
	mdio0														
	i2c1 1			scl 0	s da			s o	s da			sc 0	s da		
	i2c0	0 80	sda –			los 0	sda –			los 0	sda –			0 sc	sda 1
уре	can1			phy_tx 1	phy_rx 0			phy_tx 1	phy_rx 0			phy_tx 1	phy_rx 0		
e T	can0	phy_rx 0	phy_tx			phy_rx 0	phy_tx			phy_rx 0	phy_tx			phy_rx 0	phy_tx 1
rfac												[0] oi 0	[1] 1	io[2]	io[3]
Interface Type	gpio1 gpio2	io[16] 16	io[17]	io[18]	io[19]	io[20] 20	io[21] 21	io[22] 22	io[23] 23	io[24] 24	io[25] 25				
	gpio0														
	dpaux														
	nso														
	test_ scan														
	sd1(1)	data_io[ 7] 11	bus_pow	dw 0	<u>8</u> -	data_io[ 0] 4	data_io[ 1] 5	data_io[ 2] 6	data_io[ 3] 7	cmd_io	clk_out				
	sd0(1) s	data_io d [1] 5	data_io bu [2] 6	data_io [3] 7	data_io [4] 8	data_io d [5]	data_io d [6] 10	data_io d [7]	bus_po d w 13	dy o	0				
	s nwd	ਲ	ਚੱ	ਚੋ	ਰ	ਚੱ	ਚੱ	ਲ	ğ						
	usb1 p														
	n Oqsn											upi o N in o	ulpi_di r 1	ulpi_rx data[ _2] 6	ulpi_n xt 3
	pcie(3) u											2 2	ā	불기	5
	nand p														
	pi <sup>(2)</sup> në														
	gem- tsu									gem_ts u_clk 0	gem_ts u_clk 0				
	gem 3									0,	O,				
	gem2											rgmii_tx _clk 0	rgmii_tx d[0] 1	rgmii_tx d[1] 2	rgmii_tx d[2] 3
	gem 1	rgmii_t xd[3] 4	rgmii_t x_ctl 5	rgmii_r x_dk 6	rgmii_r xd[0] 7	rgmii_r xd[1] 8	rgmii_r xd[2] 9	rgmii_r xd[3] 10	rgmii_r ×_ctl						
	gem0														
		42	43	44	45	46	47	48	49	20	51	52	53	54	55



Table 28-4: MIO Interfaces (Cont'd)

	trace	dq_2 4	dq_3	4-4 6	dq_5	8 8	6 9	dq_8 10	dq_9	dq_10	dq_11	dq_12 14	dq_13	dq_14
	ua1 tr	by -	PX 0	Ö	0	b -	PX 0	0	0	by t	p pxl o	ō	ō	by -
	na0			p 0	b -			рх 0	txd -			p 0	txd –	
	mdio3													
	ttc3 m	ㅎ ㅇ	wave_ out_ 1							o <del>ë</del>	wave_ out			
	ttc2		-	<b>∜</b> ∘	wave_ out						>	<b>∜</b> ∘	wave_ out	
	ttc1					ㅎ ㅇ	wave_ out_							ㅎ 0
	ttc0							<del>\$</del> 0	wave_ out_					
	mdio2													
	spi1			sclk 5	n_ss_ out[2]	n_ss_ out[1]	n_ss_ out[0]	miso 1	mosi 0					
	spi0	miso 1	mosi 0							scik 5	n_ss_ out[2] 4	n_ss_ out[1]	n_ss_ out[0]	miso 1
	mdio1													
	fpd_ swdt	ck_in_0	rst_out							clk_in	rst_out			clk_in 0
	lpd_ swdt							o   in	rst_out			음. 0	rst_out 1	
	pjtag			3 tç	tdi 0	tdo 1	tms 2							
	mdio0													
	i2c1	s 0	s da			0 scl	s da			0 scl	sda 1			scl 0
	i2c0			los 0	sda 1			scl 0	sda 1			los 0	sda 1	
Interface Type	can1	phy_tx	phy_x 0			phy_tx	phy_x 0			phy_tx	phy_x 0			phy_tx 1
ce T	can0			phy_rx 0	phy_tx			phy_π 0	phy_tx			phy_rx 0	phy_tx 1	
erfa	gpio2	io[4]	io[5] 5	[6] 6	[7] 7	8 8	[6] oi 6	io[10] 10	io[11]	io[12] 12	io[13]	io[14]	io[15] 15	io[16] 16
II	gpio1													
	gpio0													
	dpaux													
	nso													
	test_ scan													
	sd1(1)													
	sd0(1)									clk_out	n t	cmd_io	data_io [0] 4	data_io .[1] .5
	nwd													
	usb1									ulpi_ok _in_ 0	ulpi_dir 1	ulpi_rx_ data[2] 6	ulpi_nxt 3	ulpi_rx_ data[0] 4
	0qsn	ulpi_rx _data[ 0] 4	ulpi_rx _data[ 1] 5	ulpi_st p	ulpi_rx _data[ 3] 7	ulpi_rx _data[ 4]	ulpi_rx _data[ 5] 9	ulpi_rx _data[ 6]	ulpi_rx _data[ 7]			_		
	pcie <sup>(3)</sup>													
	nand													
	qspi <sup>(2)</sup> ı													
	me de													
	gem gem_ 3 tsu									rgmii tx_clk 0	rgmii_ txd[0]	rgmii_ txd[1]	rgmii_ txd[2]	rgmii_ txd[3] 4
	gem2 (	rgmii_tx d[3] 4	rgmii_tx _ctl 5	rgmii_rx _clk 6	rgmii_rx d[0] 7	rgmii_rx d[1] 8	rgmii_rx d[2] 9	rgmii_rx d[3] 10	rgmii_rx 11 _ct 1	4	_ 1	_ 1	- +	T T
	gem1 g	5,	5,	2	Σ,	5,	2'	5	ž,					
	g 0meg													
	6	99	57	28	59	09	19	62	63	64	65	99	29	89
			l	1	1	1	l	1		1	1	1	l	l



Table 28-4: MIO Interfaces (Cont'd)

	trace	dq_15								
	ua1 tr	p o			pt –	p o				
	ua0 L		р 0 0	txd -			р 0 0	txd 1		
	dio3								gem3_ mdc_0	gem3_ mdio 1
	ttc3 mdio3								50 -	9 .
	ttc2 t									
	ttc1	wave_ out								
	ttc0	-	ㅎ ㅇ	wave_ out_						
									gem2_ mdc 0	gem2_ mdio 1
	spi1		solk 5	n_ss_ out[2] 4	out[1]	n_ss_ out[0] 2	miso 1	mosi 0		
	spi0	mosi 0								
	fpd_swdt mdio1 spi0 spi1 mdio2								gem1_ mdc 0	gem1_ mdio 1
	fpd_ swdt	rst_out			ck in	rst_out				
	lpd_ swdt		음 - 0	rst_out			مار 0 0	rst_out 1		
	i2c1 mdio0 pjtag lpd_swdt									
	mdio0								gem0_ mdc_ 0	gem0_ mdio_1
	12c1	s da			scl 0	s da			scl 0	s da
a	12c0	×	0 80	sda 1	×	×	0 80	sda 1	×	×
Гур	can1	phy_rx 0			phy_tx 1	phy_rx 0			phy_tx	phy_rx 0
e	can0		phy_rx 0	phy_tx			phy_rx 0	phy_tx 1		
Interface Type	csu dpaux gpio0 gpio1 gpio2 can0 can1	io[17] 17	io[18] 18	io[19] 19	io[20] 20	io[21] 21	io[22] 22	io[23] 23	io[24] 24	io[25] 25
Int	gpio1									
	gpio0									
	dpaux									
	nso									
	test_ scan									
	sd1(1)	<b>₽</b> 0	bus_pow 13	data_io data_io [4] [0] 8 4	data_io [1] 5	data_io data_io[ [6] 2] 10 6	data_io[ 3] 7	cmd_io	clk_out	å, ←
	pmu sd0(1)	data_io [2] 6	data_io [3] 7	data_io [4] 8	data_io [5] 9	data_io [6] 10	data_io [7]	bus_po w 13	dw o	
	nwd									
	usb1	ulpi_rx_data[1]	ulpi_stp 2	ulpi_rx_ data[3] 7	ulpi_rx_ data[4] 8	ulpi_rx_ data[5] 9	ulpi_rx_ data[6] 10	ulpi_rx_ data[7] 11		
	0qsn									
	nand pcie <sup>(3)</sup> usb0									
	nand									
	gem_ tsu									
	gem 3	rgmii_ tx_cdl 5	rgmii_ rx_clk 6	rgmii_ rxd[0] 7	rgmii_ rxd[1] 8	rgmii_ rxd[2] 9	rgmii_ rxd[3] 10	rgmii_ rx_ctl 11		
	gem2									
	gem0 gem1									
		69	70	7.1	72	73	74	75	92	77

# Notes:

- 1. SD0/1 peripheral pins can also be configured as eMMC 0/1, respectively. The difference between SD and eMMC configuration is as follows.
- The Card Detect and Write Protect signals are only available in SD mode.
  - The BUS\_POW pin in SD mode is treated as a reset pin in eMMC mode.
- In SD mode, data transfers in 1-bit and 4-bit modes. In eMMC mode, data transfers in 1-bit, 4-bit, and 8-bit modes.
  If the SD interface is configured for SD 3.0, the signals SEL, DIR\_CMD, DIR\_0, and DIR\_1\_3 are mapped to data\_io[4], data\_io[6], and data\_io[7], respectively.
- 2. In Quad-SPI loopback mode, leave the clk\_for\_lpbk signal floating. In Quad-SPI non-loopback mode, the clk\_for\_lpbk signal is not used by the Quad-SPI and can be used as a peripheral I/O (such as GPIO, CAN, or I2C).
- 3. The PCIe Root Port mode reset signals are routed to specific MIO pins as listed in Table 30-10.