

Zynq UltraScale+ Device

Technical Reference Manual

UG1085 (v2.4) December 21, 2023

AMD Adaptive Computing is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this [link](#) for more information.





Table of Contents

Chapter 1: Introduction

Introduction to the UltraScale Architecture	11
Application Overview	12
System Block Diagram	13
Power Domains and Islands	15
High-Speed Serial I/O	17
MIO and EMIO	19
Platform Management and Boot	19
Functional Units and Peripherals	20
Device ID Codes	22
IP Revisions	24
System Software	25
Documentation	25

Chapter 2: Signals, Interfaces, and Pins

Introduction	28
Dedicated Device Pins	30
PS-PL Signals and Interfaces	34
PS-PL AXI Interfaces	39

Chapter 3: Application Processing Unit

Introduction	40
Arm v8 Architecture	41
APU Functional Units	44
APU Memory Management Unit	49
System Virtualization	52
System Coherency	55
ACE Interface	57
ACP Interface	57
APU Power Management	57
Clocks and Resets	61
Performance Monitors	62
System Registers	62



System Memory Virtualization Using SMMU Address Translation	63
Chapter 4: Real-time Processing Unit	
Introduction	68
Cortex-R5F Processor Functional Description	69
Error Correction and Detection	73
Level2 AXI Interfaces	74
Memory Protection Unit	74
Events and Performance Monitor	75
Power Management	75
Exception Vector Pointers	75
System Register Overview	76
Tightly Coupled Memory	77
Chapter 5: Graphics Processing Unit	
Introduction	84
Graphics Processing Unit Functional Description	86
Graphics Processing Unit Level 2 Cache Controller	94
Graphics Processing Unit Memory Management Unit	95
Graphics Processing Unit Programming Model	98
Graphics Processing Unit Register Overview	100
Chapter 6: Platform Management Unit	
Introduction	105
Functional Description	110
Operation	127
Programming Model	141
Register Overview	144
MIO Signals	149
Chapter 7: Real Time Clock	
Introduction	151
Functional Description	152
Calibration	156
External Clock Crystal and Circuitry	158
Battery Selection	159
RTC Register List	161
Programming Model	162
Programming Example – Periodic Alarm	164



Chapter 8: Functional Safety

Introduction	165
Safety Features overview	166

Chapter 9: System Monitors

Introduction	170
Functional Description	175
Operating Modes	191
Programming Examples	193
Register Sets	196
System Interfaces	204

Chapter 10: System Addresses

Introduction	209
System Address Register Overview	215

Chapter 11: Boot and Configuration

Introduction	219
Boot Image Format	228
Functional Units	231
CSU BootROM Error Codes	233
PL Bitstream	239
Register Overview	242
Configuration Programming Model	244

Chapter 12: Security

Introduction	248
Device and Data Security	249
Secure Boot	273

Chapter 13: Interrupts

Introduction	298
System Interrupts	300
GIC Interrupt System Architecture	305
RPU GIC Interrupt Controller	306
APU GIC Interrupt Controller	308
IPI Interrupts and Message Buffers	312
GIC Proxy Interrupts	320
CPU Private Peripheral Interrupts	321
Register Overview	323



Programming Examples	324
Chapter 14: Timers and Counters	
Introduction	327
APU MPCore System Counter	329
APU Core Private Physical and Virtual Timers	331
Triple-timer Counters	335
System Watchdog Timers	343
MIO - EMIO Signals	356
Chapter 15: PS Interconnect	
Introduction	357
Block Diagram	358
ATB Timeout Description.	363
AXI Performance Monitor	365
Programming Example – Metric Counter	369
Quality of Service	369
Interconnect Register Overview	376
Chapter 16: System Protection Units	
Introduction	378
TrustZone	383
SMMU Protection on CCI Slave Ports	391
XMPU Protection of Slaves	392
XMPU Register Set Overview	400
XPPU Protection of Slaves	401
Master IDs List	411
XPPU Register Set Overview	414
Programming Example	415
Write-Protected Registers Table	419
Security and Safety Errors	421
AIB Isolation Functionality	422
Chapter 17: DDR Memory Controller	
Introduction	424
System Block Diagram	429
DDR Subsystem Overview	434
Functional Description	447
Controller Initialization	449
Programming Topics	453



Register Overview	483
Programming Model	495
Reading DRAM Configuration Mode Registers	512
 Chapter 18: On-chip Memory	
Introduction	517
On-chip Memory Functional Description	518
On-chip Memory Register Overview	520
On-chip Memory Programming Model	521
 Chapter 19: DMA Controller	
Introduction	523
DMA Controller Functional Description	525
DMA Data Flow	527
DMA Performance Requirements	534
DMA Interrupt Accounting	534
DMA Over Fetch	535
DMA Transaction Control	537
DMA Controller Register Overview	541
DMA Programming for Data Transfer	542
DMA Programming Model for FCI	550
 Chapter 20: CAN Controller	
Introduction	557
Functional Description	558
Register Overview	581
Programming Model	581
 Chapter 21: UART Controller	
Introduction	590
UART Controller Functional Description	591
UART Controller Register Overview	604
MIO – EMIO Signals	605
UART Controller Programming Model	606
 Chapter 22: I2C Controllers	
Introduction	610
Functional Description	612
I/O Signals	614
Register Overview	615

Programming Model	616
Chapter 23: SPI Controller	
Introduction	633
Functional Description.....	634
MIO-EMIO Signals	639
Register Overview	641
Programming Model	642
Chapter 24: Quad-SPI Controllers	
Introduction	649
System Control.....	652
Generic Quad-SPI Controller.....	654
Legacy Quad-SPI Controller.....	663
Register Overview	675
Programming and Usage Considerations	679
Generic Quad-SPI Controller Programming	680
Legacy Quad-SPI Controller Programming	702
MIO Signals.....	703
Chapter 25: NAND Memory Controller	
Introduction	704
Functional Description.....	705
Register Overview	707
Clocks and Resets.....	709
I/O Signal Pins	709
Programming Model	712
Chapter 26: SD/SDIO/eMMC Controller	
Introduction	729
Functional Description.....	732
Clocks and Resets.....	736
I/O Signals	749
Register Overview	752
Programming Examples.....	756
Chapter 27: General Purpose I/O	
Introduction	774
Functional Description.....	775
Register Overview	783

MIO Signals	783
Programming Model	784
Chapter 28: Multiplexed I/O	
Introduction	789
MIO Pin Assignment Considerations	801
MIO Table at a Glance	802
Register Overview	804
Programming Model	804
Chapter 29: PS-GTR Transceivers	
Introduction	811
Functional Description	813
Register Overview	828
Configuration Program	828
Chapter 30: PCI Express Controller	
Introduction	829
Functional Description	831
I/O Signals	860
Register Overview	861
Programming Topics	866
Chapter 31: USB Controller	
Introduction	881
Data Flow	885
Data Structure Network	886
Programming Guide	899
Device Programming	902
Register Overview	904
Chapter 32: SATA Controller	
Introduction	924
Functional Description	925
Register Overview	934
Programming Considerations	937
Basic Steps When Building a Command	940
Command FIS (CFIS)	941



Chapter 33: DisplayPort Controller

Introduction	942
Functional Description	946
Register Overview	984
Programming Considerations	994
MIO-EMIO Signals	1014

Chapter 34: GEM Ethernet

Introduction	1015
Functional Description	1019
I/O Signals	1055
Programming Model	1064
Register Overview	1076

Chapter 35: PS-PL AXI Interfaces

Introduction	1080
Functional Description	1084
Choosing a Programmable Logic Interface	1100
Signal Overview	1108
Register Overview	1109

Chapter 36: PL Peripherals

Introduction	1110
PCI Express Integrated	1111
100G Ethernet	1112
DisplayPort Video and Audio Interfaces	1112
Interlaken	1113
GTH and GTY Transceivers	1114
PL System Monitor	1115
Video Codec Unit	1116
RFSoc	1119

Chapter 37: PS Clock Subsystem

Introduction	1124
System PLL Units	1128
Basic Clock Generators	1130
Special Clock Generators	1135
Programming Examples	1136
PLL Integer Divide Helper Data Table	1141
Register Overview	1145



Chapter 38: Reset System

Introduction	1154
Functional Description	1155
Register Overview	1163
Programming Model	1163

Chapter 39: System Test and Debug

Introduction	1166
JTAG Functional Description	1168
Arm DAP Controller	1178
CoreSight Functional Description	1181
CoreSight Address Map	1198
Clocks, Reset, and Power Domains	1201
I/O Signals	1203
MBIST, LBIST, and Scan Clear (Zeroization)	1205

Appendix A: Additional Resources and Legal Notices

Finding Additional Documentation	1212
Support Resources	1213
References	1213
Arm References	1214
Revision History	1216
Please Read: Important Legal Notices	1235