

ZUBoard 1CG

Avnet Engineering Services

www.avnet.me/ZUBoard-1CG

Sheet Name

- 01 - Avnet Lead Sheet
- 02 - Block Diagram
- 03 - Bank 500, Bank 501, Bank 502, Bank 503
- 04 - Bank 504, Bank 505
- 05 - uSD, QSPI, Voltage Translation
- 06 - USB 2.0, JTAG/UART MicroUSB
- 07 - Gigabit Ethernet PHY
- 08 - Bank 0, Bank 44, Bank 65, Bank 66
- 09 - Switches, LEDs, Push Buttons
- 10 - Bank Power and Decoupling
- 11 - LPDDR4 Device #1
- 12 - JTAG, UART Redacted
- 13 - SYZYGY, Click Expansion
- 14 - I2C & SPI Sensor, Power On Enable
- 15 - USB-C Power In
- 16 - Power Supplies
- 17 - Back Page

REVISION	INITIALS	DATE	NOTES
1	JF	07/27/22	Initial Production Release Rev 1



Reach Further ..

ZUBoard 1CG

AES-ZUB-1CG-DK-G

Revision 1

Variants

02 - Production


Copyright 2022, Avnet, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AVNET logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.


AVNET Avnet Engineering Services			
Project Name:	ZUBoard 1CG	PCB Rev:	BOM: Variant:
Doc Num:	SCH-ZUB-1CG	Date:	05-Aug-22 Time: 1:59:29 PM
Sheet Title:	01 - Avnet Lead Sheet.SchDoc	Size:	C Sheet: 1 of 17

Block Diagram




BANK 500, BANK 501, BANK 502, BANK 503


BANK 500




BANK 501




BANK 502




BANK 503




32KHz RTC XTAL




JTAG/UART Connector



PS_REF_CLK






VBATT



AVNET Avnet Engineering Services

Project Name:	ZUBoard 1CG	PCB Rev:	1	BOM:	02	Variant:	02
Doc Num:	SCH-ZUB-1CG	Date:	05-Aug-22	Time:	1:59:30 PM		
Sheet Title:	03 - Bank 500, Bank 501, Bank 502, Bank 503.SchDoc	Size:		Sheet:	3 of 17		



BANK 504, BANK 505




LAYOUT NOTE: Pair differential routing to appropriate name.

LAYOUT NOTE:
Place 499 ohm
resistor close to
SoC.


QSPI, uSD, and Voltage Translation





Click_I2C_I/O_Translation



SYZYGY_I2C_I/O_Translation




Click I/O Translation





AVNET Avnet Engineering Services	
Project Name:	PCB Rev: 1
ZUBoard 1CG	BOM: 02
Doc Num: SCH-ZUB-1CG	Date: 05-Aug-22 Time: 1:59:31
Sheet Title: 05 - USD, QSPI, Voltage Translation.SchDoc	Size: C Sheet: 5 of 1


USB 2.0, JTAG/UART MicroUSB




USB 2.0 Type A Connector




Over Current Fault 900mA




26MHz Clock








USB 2.0 PHY Reset



Ethernet 10/100/1000




BANK0, BANK44, BANK65, BANK66




SWITCHES, LEDs, Push Buttons

Switches



BOOT MODE Switch




BOOT MODE	MODE PIN [3:0]	SW2 [1-4]
JTAG	0x0	ON-ON-ON-ON
QSPI32	0x2	ON-OFF-ON-ON
SD1 (2.0)	0x5	OFF-ON-OFF-ON
eMMC (1.8V)	0x6	ON-OFF-OFF-ON


NOTE:
eMMC Boot is
only supported
through SYZYGY
Expansion POD

Push Buttons


MIO_PUSH_BUTTON




PL_PUSH_BUTTON



PS_POR_PB




PS_SRST_TP





User LEDs


MIO_MONO_LEDs



PL_RGB_LEDS







LED INDICATORS:




INIT_N = 0, LED ON
INIT_N = 1, LED OFF
JTAG/UART_STATUS

BANK POWER & DECOUPLING




NOTE: Bank 66 HP I/Os are attached to VCCO 65 internally.






Layout Note: Place direct pin connect CAPs under Zynq.



DIGITAL GND



LPDDR4 8Gb (1GB) RAM
POINT-TO-POINT: NO DDR TERM RESISTORS
40 OHM INTERFACE IMPEDANCE




 LAYOUT NOTE: Place ZQ resistor close to DDR IC.

PS_DDR_CS and CKE signals connected to maintain backwards DDR compatibility.

LAYOUT NOTES: 1) 40 Ohm Interface impedance. 2) Place DDR within 1 inch of Zynq device. 3) Place decoupling capacitors as close as possible to DDR device.

Note:
Compatible with ISSI LPDDR4 16Gb, 2GB

JTAG & UART



SYZYGY/Click Expansion

SYZYGY TXR-2 MIO

RGA Resistor = 49.9k Ohm
Nominal RGA Voltage - 2.740V
I2C Address (7-bit) = 0x32


Layout Note: J1 & J2
Place J1 & J2 into double wide POD layout
with POD hanging off PCB

SYZYGY TXR-2 PL


RGA Resistor = 4.02k Ohm
Nominal RGA Voltage - 0.933V
I2C Address (7-bit) = 0x3B

SYZYGY Standard


RGA Resistor = 2k Ohm
Nominal RGA Voltage - 0.541V
I2C Address (7-bit) = 0x3D




MikroE Click Site



Click Site Voltage Protection




MikroE Click I/O Level




LAYOUT NOTE: R47,R91,R46,R92
Place resistors in an easy to rework
location

A/D Converter




USER NOTE: U11 Microchip MCP3201T-CI/SN
Device SPI SCK signal is limited to be < 1MHz in
order for it to work as expected

I2C & SPI Sensor, ON/OFF CONTROLLER





USB-C Power In


USB-Type C Power In Connector




USB-Type C Power Controller





Volt Meter




Debug Header




Programming Header











3.3V Primary



PDO_Selection



Power Supplies



Jumper Position	+VCCO_HP Voltage
1-2	1.2V
2-3	1.8V

Assembly:

Label1
BD-XXXX-XXXXX-G
Label, Product

Label2


XXXXXXX
Label, Serial Number

ESD1

ATTENTION
ELECTROSTATIC DISCHARGE SENSITIVE DEVICE
ESD Bag

Mechanicals:

PCB

Heatsink

MECH1


LAYOUT NOTE: Mech1
Keep keepout for
Heatsink placement

Label_ESD1

ATTENTION
ELECTROSTATIC DISCHARGE SENSITIVE DEVICE
Label, ESD

SS1


Trash Can-Silk Screen

Battery


CSY-CR2032

Fiducials:


FID2 FID3 FID1 FID4 FID6 FID5

Mounting Holes:**PCB Bumpers**

BMPR1	BMPR2
SJ61A4	SJ61A4
BMPR3	BMPR4
SJ61A4	SJ61A4
BMPR5	
SJ61A4	

Shunt

SNT-100-BK-T

GND Test Points:**SD Cards**

DNP



DNP

Power Supply

DNP

USB Cables

DNP



DNP