

Lab 07: Line-based Image Processing (3%)

Assigned on Oct 16, 2025

Due day on **Oct 23, 2025**

Objective

In this lab, you will learn:

1. Instantiating modules in Verilog design.
2. Basic memory accessing.
3. Advance finite state machine design.

Demo checklist:

- ☐ Draw the state diagram of steganography
- ☐ Draw the state diagram of decoder
- ☐ Show the Spyglass result
- ☐ Show all decoded messages
- ☐ Answer the following questions
 1. What's the DRAM controller behavior?
 2. What's the difference between memory (SRAM and DRAM) and register?

Environment Setup

Copy lab file packages from ee4292. Decompress the package and enter it. You can check the file list in Appendix.

```
$ cp ~ee4292/iclab2025/lab07.zip .
```

```
$ unzip lab07.zip
```

```
$ cd lab07/
```

Note: please run simulation in the **sim** directory to maintain a fine data management.

Description

Steganography is the practice of concealing a file, message, image, or video within another file, message, image, or video. In this lab, you are going to find the secret message hidden in the image. As shown in Fig 1., for every 8-bit 3-by-3 block, take the last bit (LSB) of each pixel and it becomes a 1-bit 3-by-3 block. The value of the upper left corner of the 1-bit 3-by-3 block is to decide how to traverse the block. After traversing the block, we can get an 8-bit data, which corresponds to a particular ASCII

character. After decoding these three rows, continue to read the next three rows and decode them until interpret the whole image.




Fig 1. Steganography in this lab.

Fig 2. shows the overall architecture. At first, testbench will clear and load image data to DRAM. Then your design read image data from larger memory (DRAM) and take LSB of it and then write to smaller memory (SRAM). After that, enable the decoder, which reads data from SRAM and decodes ASCII codes.




Fig 2. Overall architecture.

Action Items

I. Understand DRAM behavior:

Use **test_dram.v** to understand the behavior of DRAM and DRAM controller in nWave.

1. First, testbench will clear and load image data to DRAM. After enabling the DRAM controller, **DRAM_enable=1**, the data will be ready after several cycles. Once **DRAM_data_valid** turns to logic high, the **DRAM_dataout** is available.
2. Fig 3. shows the image stored in the DRAM in raster scan order (z-scan). Each pixel in an image is an 8-bit data.




Fig 3. Raster scan order in DRAM.

	col. 0	col. 1	col. 2	...
row 0	pixel 0	pixel 1	pixel 2	...
row 1	pixel W	pixel W+1	pixel W+2	...
row 2	pixel 2*W	pixel 2*W+1	pixel 2*W+2	...
...	...	...	...	...

3. The word width of DRAM is 32-bit but it only stores 3 pixels (24 bits) at each address. The byte order is Little-Endian.

addr 0	0	pixel 2	pixel 1	pixel 0
addr 1	0	pixel 5	pixel 4	pixel 3
addr 2	0	pixel 8	pixel 7	pixel 6
addr 3	0	pixel 11	pixel 10	pixel 9
...	...	...	...	...

II. Access DRAM and write SRAM.

Implement the control circuit (FSM) in steganography.v to access DRAM and write SRAM.

1. The word width of SRAM is 4-bit, and the SRAM has 128 words in total. Only the LSB of each pixel is useful to find the secret message. Since the



- ### III. Access SRAM and decode messages.

1. Read 3 rows of SRAM to decode the hidden messages. Access address 0, 40, 80 and store the data in buffer, so we have the first block then we can decode the first ASCII code. After that, we can access address 1, 41, 81 and decode the next code, until finishing whole blocks.
2. Use test_top.v to check decoder. Modify the test_top.f to test the other two patterns (Change CASE1 to CASE2 or CASE3).

- (1) Width and height of image are multiples of 12 and smaller than 128.
- (2) In nWave, choose signals, then press **Waveform > Signal Value Radix > ASCII**. You can see ASCII character in nWave.

Appendix

Directory	Filename	Description
hdl	steganography.v	Your design here
hdl	decoder.v	Your decoder here
hdl	dram_read_controller.v	DRAM controller
hdl	SRAM.v	SRAM module
hdl	two_port_ram_sclk.v	DRAM module
sim	chess.txt	LSB of image chess_48x48_en.yuv
sim	simple_task.v	Some tasks
sim	test_dram.f	File list and Testbench
sim	test_dram.v	File list and Testbench
sim	test_SRAM.f	File list and Testbench
sim	test_SRAM.v	File list and Testbench
sim	test_top.f	File list and Testbench
sim	test_top.v	Test file list and Testbench
sim	Image/	Image and hidden messages