

**Lab3: FIR Design**  
**SOC Design**

**EE25 110022124 張哲熙**  
National Tsing Hua University

March 22, 2025

# Contents

Introduction	1
AXI Lite Interface	1
AXI Stream Interface	4
Datapath & Address Generator	6
Resource Usage	8
Simulation Waveform	8
Timing Report	9
Performance Report	9


# Introduction

In this Lab, we need to implement finite impulse response.

$$y[n] = \sum_{i=1}^N h[i]x[n-i]$$

(1)

We have three-part, tap\_RAM, data\_RAM and fir. The testbench(or CPU) communicates with the fir by **Advanced eXtensible Interface(AXI Lite and AXI Stream)**. AXI Lite will be used to access tap\_RAM and configuration register in fir. AXI Stream will be used to access data\_RAM and output the calculation result of fir to the testbench. The data path of my design is shown in the following figure, and FSM determines the control signal.



## AXI Lite Interface


In AXI Lite, we need to implement the interface, so we can access tap\_RAM and configuration register(data\_length, coef\_length, ap\_ctrl) and get the control signal to control the data-path.

We need to consider three cases, first, the aw-signal(write address) is later than the w-signal(write), so we need to hold the address(awaddr) until the write data(wdata) comes. Second, the w-signal is later than the aw-signal, we need to hold the write data until the address comes. Last, the r-signal is later than the ar-signal, so we need to hold the address until the read data comes.



AXI Lite portecle

```
1 //-----AXI Lite write-----//
2     output wire      awready, //control signal
3     output wire      wready,  //control signal
4     input  wire      awvalid,
5     input  wire [(pADDR_WIDTH-1):0] awaddr,
6     input  wire      wvalid,
7     input  wire [(pDATA_WIDTH-1):0] wdata,
8 //-----AXI Lite read-----//
9     output wire      arready, //control signal
10    input  wire      rready,
11    input  wire      arvalid,
12    input  wire [(pADDR_WIDTH-1):0] araddr,
13    output wire      rvalid, //control signal
14    output reg [(pDATA_WIDTH-1):0] data,
15 //-----control signal-----//
16    assign wready = (w_state == W_READY)? 1 : 0;
17    assign awready = (aw_state == AW_READY)? 1 : 0;
18    assign arready = (ar_state == AR_READY)? 1 : 0;
19    assign rvalid = (r_state == R_VALID)? 1 : 0;
```


AXI Lite waveform




FSM of write:



AXI Lite waveform




AXI Lite waveform




For case3, the FSM of ar-signal is similar too, when the ar-signal is READY, it will check whether r-signal is coming, if not, switch to HOLD and wait for r-signal. For r-signal, if ar\_state is READY, it will which to R\_VALID, which means that it is ready for outgoing the read data. When rready(from testbench) pulls up, the rdata passes to the testbench.

Besides, I have do some special handling on synchronous r-signal and ar-signal, since araddr to tap\_A and tap\_RAM read out have 1 clock delay in my design(total of 2 clock), but the AXI interface stipulates that if rready & rvalid, the rdata needs to be read out immediately. I solve this problem by detecting whether the r-signal and ar-signal are synchronous, if yes, the araddr will directly go to tap\_A, don't need to wait for store register tap\_A\_hold.

FSM of read:



FSM of read address:



## AXI Stream Interface


In AXI Stream, we need to implement the interface, so we can access `data_RAM`, and output the result from `fir` to `testbench`.

We need to consider two special cases, first, the `ss_tvalid`(from `testbench`) is later than `ss_tready`(control by Stream Slave FSM). Another one is that the `sm-signal` is later than the `ss-signal`. The operation mode is determined by FSM of `SS_MODE` and `SM_MODE`, when the master(`sm-signal`) is lower than slave(`ss-signal`), the `fir` operates in `SM_MODE`, else, operate in `SS_MODE`.


AXI Stream portecle

```
1 //-----AXI Stream, input data Xn-----//
2   input   wire      ss_tvalid,
3   input   wire [(pDATA_WIDTH-1):0] ss_tdata,
4   input   wire      ss_tlast,
5   output  reg       ss_tready, //control signal
6 //-----AXI Stream, output data Yn-----//
7   input   wire      sm_tready,
8   output  wire      sm_tvalid, //control signal
9   output  wire [(pDATA_WIDTH-1):0] sm_tdata,
10  output  wire      sm_tlast,
11 //-----control signal-----//
12  assign ss_tready = (ss_state == SS_DONE)? 1 : 0;
13  assign sm_tvalid = (sm_state == SM_DONE | sm_state == SM_LATCH)? 1 : 0;
```

AXI Stream waveform




AXI Stream waveform



First, consider case1, when the convolution is complete(`tap_A==tap_A_max`), `ss_ready` should pull up until `ss_valid` comes, this control signal is generated by FSM of SS.


Besides, consider case2, when `SM_DONE` but `sm_tready != 1`, we need to latch the output by a register(`y_latch`) until `sm_tready` comes from `testbench`.

FSM of Stream Slave:




FSM of Stream Master:

Since addition and multiplication totally use two clock cycles, we need to wait for two clock cycles before we receive the result.




FSM of operation mode:

If sm-signal is later than ss-signal, the fir will operate in SM\_MODE. That is, when the calculation of convolution is complete, SS\_PROC switch to SS\_HOLD(ss\_tvalid=0) until the master receives the result(sm\_tvalid & sm\_tready).



FSM of Stream Slave Last:

This FSM is used to fix the problem that when the first dataset didn't finish, the AXI Stream starts to receive the data from the second dataset, this will cause us to operate less on some data. Therefore, after receiving the first dataset data, we need to wait until program 1 to start receiving the second data.



revise ss\_tready control


```

1  //-----control ss_tready by ss FSM-----//
2  always @(*) begin
3      if (ss_last_state == SS_LAST) begin
4          ss_tready = 0; //do not pull up if ss last until ap state program 1
5      end else if (ss_state == SS_DONE) begin
6          ss_tready = 1;
7      end else begin
8          ss_tready = 0;
9      end
10 end



```

## Datapath & Address Generator

As we show in the figure of datapath, the core engine gets the data from the tap\_RAM and data\_RAM and does the addition and multiplication to implement convolution.



The main thing we need to design is the address generator, it will generate the correct address to access data\_RAM and tap\_RAM.



The design of the tap\_RAM address generator is straightforward. At the beginning of each processing cycle (SS\_DONE), it resets to the start address (0x80) of tap\_RAM. In each clock cycle, it generates the address for the next word in tap\_RAM.

The design of data\_RAM address generator includes three parts, write-address, read-address, and-fresh address. When using the AXI Stream to input data, the write address is used to access data\_RAM. During convolution computation, the read address is used to access data\_RAM. After processing a dataset, the data\_RAM must be refreshed before executing the next dataset. The refresh address traverses the entire data\_RAM to clear its stored data.

The write-address generator will reset to the start address 0x80 of data\_RAM when testbench program start(1) to ap\_ctrl[0]. When each data comes SS\_WRITE, it generates the address of data\_RAM to write with FIFO.


The read-address generator will inverse traverse the entire data\_RAM, the start address is the same as the write address for each data.

The fresh-address generator will traverse the entire data\_RAM start from (0x80) when AP\_FRESH.



FSM of Accelerator Protocol

The following FSM is a Mealy machine (input: condition / output: ap\_ctrl\_fir) used to control the state of fir, and is stored in the configuration register ap\_ctrl. When we program 1 to ap\_ctrl from the testbench, fir transitions to the AP\_FRESH state, which activates the fresh-address generator to refresh the data\_RAM. Once the refresh process is complete (fresh == 1), the system begins computing the convolution until the last data point is processed. Then, the state transitions to AP\_DONE. After AP\_DONE has been read, it automatically returns to the AP\_INIT state.



## Resource Usage

## Resource Usage

```

1 *****
2 Report : area
3 Design : fir
4 Version: R-2020.09-SP5
5 Date   : Fri Mar 21 15:50:03 2025
6 *****
7
8 Library(s) Used:
9
10      slow (File: /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db)
11
12 Number of ports:                330
13 Number of nets:                 3451
14 Number of cells:               3113
15 Number of combinational cells: 2808
16 Number of sequential cells:    292
17 Number of macros/black boxes:  0
18 Number of buf/inv:             577
19 Number of references:          97
20
21 Combinational area:             13810.003429
22 Buf/Inv area:                  2434.320040
23 Noncombinational area:         4706.352012
24 Macro/Black Box area:         0.000000
25 Net Interconnect area:         undefined (No wire load specified)
26
27 Total cell area:                18516.355441
28 Total area:                    undefined

```

## Simulation Waveform




Figure 1: AXI Lite waveform





Figure 2: AXI Stream waveform

# Timing Report

The longest path, is shown in the following report.



# Performance Report

From testbench, the third dataset has 300 data with no delay on ss-signal and sm-signal, the maximum latency of my design can be calculated by:

$$\text{latency} = \frac{9651(\text{clock cycle})}{300(\text{data})} = 32.17(\frac{\text{clock cycle}}{\text{data}})$$

(2)




Figure 3: Latency