Lab3: FIR Design SOC Design

EE25 110022124 張哲熙 National Tsing Hua University March 22, 2025

Contents

Introduction	1
AXI Lite Interface	1
AXI Stream Interface	4
Datapath & Address Generator	6
Resource Usage	8
Simulation Waveform	8
Timing Report	9
Performance Report	9


Introduction

In this Lab, we need to implement finite impulse response.

$$y[n] = \sum_{i=1}^{N} h[i]x[n-i]$$
 (1)

We have three-part, tap_RAM, data_RAM and fir. The testbench(or CPU) communicates with the fir by Advanced eXtensible Interface(AXI Lite and AXI Stream). AXI Lite will be used to access tap_RAM and configuration register in fir. AXI Stream will be used to access data_RAM and output the calculation result of fir to the testbench.

The data path of my design is shown in the following figure, and FSM determines the control signal.



AXI Lite Interface


In AXI Lite, we need to implement the interface, so we can access tap_RAM and configuration register(data_length, coef_length, ap_ctrl) and get the control signal to control the data-path.

We need to consider three cases, first, the aw-signal (write address) is later than the w-signal (write), so we need to hold the address (awaddr) until the write data (wdata) comes. Second, the w-signal is later than the aw-signal, we need to hold the write data until the address comes. Last, the r-signal is later than the ar-signal, so we need to hold the address until the read data comes.


AXI Lite portecle

```
-AXI Lite write----//
        output
                                            awready, //control signal
3
        output
                wire
                                            wready,
                                                      //control signal
4
        input
                 wire
                                            awvalid.
5
        input
                 wire [(pADDR_WIDTH-1):0] awaddr.
        input
6
        input
                 wire [(pDATA_WIDTH-1):0] wdata,
9
        output
                wire
                                            arready, //control signal
10
        input
                wire
                                            rready
                                            arvalid.
        input
11
                wire
                wire [(pADDR_WIDTH-1):0] araddr,
12
        input
13
                                                     //control signal
        output
                     [(pDATA_WIDTH-1):0] data,
14
        output
                reg
           control signal-
15
16
        assign wready = (w_state == W_READY)? 1 :
        assign awready = (aw_state == AW_READY)?
17
        assign arready = (ar_state == AR_READY)? 1
18
        assign rvalid = (r_state == R_VALID)?
```

AXI Lite waveform




AXI Lite waveform




Now, we focus on case1 and case2, since their logic is symmetry, the FSM of w-signal and aw-signal will be similar. When the earlier signal is READY then it will switch to the HOLD, then store the information into the register. Until the another signal is READY, both w_state and aw_state will switch to DONE, open the tap_WE.


FSM of write:




FSM of write address:



AXI Lite waveform




AXI Lite waveform




For case3, the FSM of ar-signal is similar too, when the ar-signal is READY, it will check whether r-signal is coming, if not, switch to HOLD and wait for r-signal. For r-signal, if ar_state is READY, it will which to R_VALID, which means that it is ready for outgoing the read data. When rready(from testbench) pulls up, the rdata passes to the testbench.

Besides, I have do some special handling on synchronous r-signal and ar-signal, since araddr to tap_A and tap_RAM read out have 1 clock delay in my design(total of 2 clock), but the AXI interface stipulates that if rready & rvalid, the rdata needs to be read out immediately. I solve this problem by detecting whether the r-signal and ar-signal are synchronous, if yes, the araddr will directly go to tap_A, don't need to wait for store register tap_A_hold.

FSM of read:



FSM of read address:



AXI Stream Interface


In AXI Stream, we need to implement the interface, so we can access data_RAM, and output the result from fir to testbench.

We need to consider two special cases, first, the ss_tvalid(from testbench) is later than ss_tready(control by Stream Slave FSM). Another one is that the sm-signal is later than the ss-signal. The operation mode is determined by FSM of SS_MODE and SM_MODE, when the master(sm-signal) is lower than slave(ss-signal), the fir operates in SM_MODE, else, operate in SS_MODE.


AXI Stream portecle

```
//----AXI
                 Stream, input data Xn----//
2
         input
                  wire
                                                 ss_tvalid,
3
         input
                   wire [(pDATA_WIDTH-1):0] ss_tdata,
         input
                   wire
                                                 ss_tlast,
5
         output
                  reg
                                                 ss_tready, //control signal
6
                Stream
                           output data Yn-
                                                 sm_tready,
         input
                  wire
8
                  wire
                                                 sm_tvalid, //control signal
         output
9
                  wire [(pDATA_WIDTH-1):0] sm_tdata,
         output
         output
10
                  wire
                                                 sm_tlast,
11
         assign ss_tready = (ss_state == SS_DONE)? 1 : 0;
assign sm_tvalid = (sm_state == SM_DONE | sm_state == SM_LATCH)? 1 : 0;
12
13
```

AXI Stream waveform




AXI Stream waveform



First, consider case1, when the convolution is complete(tap_A==tap_A_max), ss_ready should pull up until ss_valid comes, this control signal is generated by FSM of SS.


Besides, consider case2, when SM_DONE but sm_tready != 1, we need to latch the output by a register(y_latch) until sm_tready comes from testbench.

FSM of Stream Slave:




FSM of Stream Master:

Since addition and multiplication totally use two clock cycles, we need to wait for two clock cycles before we receive the result.




FSM of operation mode:

If sm-signal is later than ss-signal, the fir will operate in SM_MODE. That is, when the calculation of convolution is complete, SS_PROC switch to SS_HOLD(ss_tvalid=0) until the master receives the result(sm_tvalid & sm_tready).



FSM of Stream Slave Last:

This FSM is used to fix the problem that when the first dataset didn't finish, the AXI Stream starts to receive the data from the second dataset, this will cause us to operate less on some data. Therefore, after receiving the first dataset data, we need to wait until program 1 to start receiving the second data.




revise ss_tready control


```
---control ss_tready by ss FSM----//
    always @(*) begin
3
         (ss_last_state == SS_LAST) begin
       ss_tready = 0; //do not pull up if ss
end else if (ss_state == SS_DONE) begin
4
                                                 if ss last until ap state program 1
5
6
         ss_tready =
       end else begin
7
8
         ss_tready = 0;
9
10
    end
```


Datapath & Address Generator

As we show in the figure of datapath, the core engine gets the data from the tap_RAM and data_RAM and does the addition and multiplication to implement convolution.



The main thing we need to design is the address generator, it will generate the correct address to access data_RAM and tap_RAM.





The design of the tap_RAM address generator is straightforward. At the beginning of each processing cycle (SS_DONE), it resets to the start address (0x80) of tap_RAM. In each clock cycle, it generates the address for the next word in tap_RAM.

The design of data_RAM address generator includes three parts, write-address, read-address, and-fresh address. When using the AXI Stream to input data, the write address is used to access data_RAM. During convolution computation, the read address is used to access data_RAM. After processing a dataset, the data_RAM must be refreshed before executing the next dataset. The refresh address traverses the entire data_RAM to clear its stored data.


The write-address generator will reset to the start address ox80 of data_RAM when testbench program start(1) to ap_ctrl[0]. When each data comes SS_WRITE, it generates the address of data_RAM to write with FIFO.

The read-address generator will inverse traverse the entire data_RAM, the start address is the same as the write address for each data.

The fresh-address generator will traverse the entire data_RAM start from (0x80) when AP_FRESH.

FSM of Accelerator Protocol

The following FSM is a Mealy machine (input: condition / output: ap_ctrl_fir) used to control the state of fir, and is stored in the configuration register ap_ctrl. When we program 1 to ap_ctrl from the testbench, fir transitions to the AP_FRESH state, which activates the fresh-address generator to refresh the data_RAM. Once the refresh process is complete (fresh == 1), the system begins computing the convolution until the last data point is processed. Then, the state transitions to AP_DONE. After AP_DONE has been read, it automatically returns to the AP_INIT state.



Resource Usage

Resource Usage

```
**********
    Report : area
3
    Design : fir
 4
    Version: R-2020.09-SP5
          : Fri Mar 21 15:50:03 2025
5
    Date
 6
    Library(s) Used:
9
        slow \ (\texttt{File: /usr/cadtool/ee5216/CBDK\_TSMC90GUTM\_Arm\_f1.0/CIC/SynopsysDC/db/slow.db)}
10
11
    Number of ports:
12
13
    Number of nets:
14
    Number of cells:
                                              3113
15
    Number of combinational cells:
                                              2808
    Number of sequential cells:
16
                                               292
    Number of macros/black boxes:
17
18
    Number of buf/inv:
    Number of references:
20
21
    Combinational area:
                                      13810.003429
22
    Buf/Inv area:
                                       2434.320040
    Noncombinational area:
                                       4706.352012
23
    Macro/Black Box area:
25
    Net Interconnect area:
                                undefined (No wire load specified)
26
    Total cell area:
                                      18516.355441
27
                                undefined
    Total area:
```

Simulation Waveform




Figure 1: **AXI Lite waveform**




Figure 2: AXI Stream waveform

Timing Report

The longest path, is shown in the following report.

Timing Report

```
***********
2
    Report : timing
3
             -path full
            -delay max
            -max_paths
    Design : fir
    Version: R-2020.09-SP5
7
 8
    Date : Fri Mar 21 15:50:03 2025
    **********
 9
10
11
    Operating Conditions: slow
    Wire Load Model Mode: top
12
13
14
      Startpoint: data_Do[17]
                   (input port clocked by axis_clk)
15
16
      Endpoint: x_mul_h_reg[31]
                 (rising edge-triggered flip-flop clocked by axis_clk)
18
      Path Group: axis_clk
19
      Path Type: max
20
21
                                                    Incr
      Point
                                                                Path
22
23
      clock axis_clk (rise edge)
                                                   0.00
                                                               0.00
24
      clock network delay (ideal)
                                                    0.50
                                                               0.50
25
      input external delay
                                                    1.00
                                                                1.50 r
      data_Do[17] (in)
26
                                                                1.50 r
                                                    0.00
      U2412/Y (AND2X2)
U2438/Y (XOR2X1)
                                                    0.16
28
                                                    0.14
                                                               1.80
      U2440/Y (NOR2X2)
U1142/Y (NAND2X1)
U1405/Y (OAI21XL)
U1404/Y (XOR2XL)
29
                                                    0.23
                                                               2.03 r
30
                                                   0.09
                                                               2.12 f
                                                               2.18 r
31
                                                    0.06
                                                               2.28
32
                                                    0.10
      U1403/CO (ADDHXL)
                                                    0.12
                                                               2.40
34
      U1279/CO (ADDHXL)
                                                    0.10
                                                               2.50
      U1153/CO (ADDHXL)
35
                                                    0.11
                                                               2.61
      U2715/CO (ADDFXL)
                                                   0.17
                                                               2.78 f
36
      U2716/CO (ADDFXL)
37
                                                   0.21
                                                               2.99
      mult_x_32/U423/CO (CMPR42X1)
                                                   0.43
39
      mult_x_32/U418/S (CMPR42X1)
                                                               3.84
      U2974/Y (OR2X2)
U1519/Y (AOI21XL)
U1517/Y (OAI21XL)
40
                                                    0.10
                                                               3.94
41
                                                    0.08
                                                               4.02 r
42
                                                    0.10
                                                               4.12 f
      U2975/Y (A0I21XL)
U1513/Y (OAI21XL)
                                                    0.09
43
                                                               4.30
44
45
      U1509/Y (A0I21XL)
                                                    0.13
                                                               4.43
      U2976/Y (OAI21X1)
U2977/Y (AOI21X1)
46
                                                    0.09
                                                               4.52 f
47
                                                    0.09
                                                               4.61 r
      U1507/Y (A0I21XL)
U1503/Y (A0I21XL)
                                                    0.09
                                                               4.70 f
48
49
                                                               4.90
50
      U2978/Y (OAI21X1)
                                                    0.08
51
      U3101/CO (ADDFXL)
                                                    0.17
                                                               5.08 f
      U3160/Y (XOR2X1)
U3375/Y (AND2X2)
52
                                                   0.09
                                                               5.17 r
                                                   0.09
                                                                5.26 r
53
      x_mul_h_reg[31]/D (DFFSRXL)
54
                                                   0.00
                                                                5.26 r
      data arrival time
56
57
      clock axis_clk (rise edge)
                                                   5.00
                                                               5.00
      clock network delay (ideal)
                                                   0.50
58
                                                                5.50
                                                  -0.10
59
      clock uncertainty
                                                                5.40
      x_mul_h_reg[31]/CK (DFFSRXL)
61
      library setup time
62
      data required time
                                                                5.26
63
      data required time
64
65
      data arrival time
66
67
      slack (MET)
```

Performance Report

From testbench, the third dataset has 300 data with no delay on ss-signal and sm-signal, the maximum latency of my design can be calculated by:

$$latency = \frac{9651(clock\ cycle)}{300(data)} = 32.17(\frac{clock\ cycle}{data})$$
 (2)

Figure 3: Latency