

Homework 4

José Javier González Ortiz

November 10, 2015

1 Algorithm

Given the problem in the assignment we can show that although the initial matrix is symmetrical, after the first iteration we will lose the symmetry so we have to calculate all the values in the matrix.

Given more processors we can split the work to be done. Since we want the divisions to be as cohesive as possible to minimize the communication, we can opt for two ways to do the domain decomposition. Both involve *Halo Swapping* as it renders the most effective strategy in this case since every element depends on the ones above, below and to the right.

First the serial time for this algorithm will be $\text{SerTime} = \Theta(n^2)$ since we will do a constant amount of iterations during which it will update the n^2 elements of the matrix. Now, an ideal parallel algorithm without communication we would get $\text{ParTime} = \Theta(n^2/p)$, however any real algorithm will have to communicate so the SpeedUp won't be p .

If we do the division per processors in one dimension, the Parallel time will be as follows: $\text{ParTime} = \Theta(n^2/p) + \Theta(n/p) + \Theta(n) = \Theta(n^2/p) + \Theta(n)$. However, if we do the partition in both dimensions (we are allowed to do it since p is given to be a perfect square) the parallel time will be $\text{ParTime} = \Theta(n^2/p) + \Theta(n/\sqrt{p})$ which is clearly better than the naive approach shown before.

2 Analysis

The chosen domain decomposition renders the processor communication in a 2D grid. To better the communication involved there should be communication between the first row of processors and the last row, to make use of the modular properties of the algorithm. Therefore, the sought topology is cylindrical.

Given the partition shown we will have for each processor p with coordinates in the processor grid (x, y) . The size of the matrix will be $h \times w$ where h and w are:

$$h = \begin{cases} \lceil \frac{n}{\sqrt{p}} \rceil & \text{if } x < \sqrt{p} - 1 \\ n \bmod \lceil \frac{n}{\sqrt{p}} \rceil & \text{if } x = \sqrt{p} - 1 \end{cases} \quad (2.1)$$

$$w = \begin{cases} \lceil \frac{n}{\sqrt{p}} \rceil & \text{if } y < \sqrt{p} - 1 \\ n \bmod \lceil \frac{n}{\sqrt{p}} \rceil & \text{if } y = \sqrt{p} - 1 \end{cases} \quad (2.2)$$

Apart from this $h \times w$ matrix, each processor will have to store three halos corresponding to the following values

- **Upper Halo** of size $1 \times w$, corresponding to the lower row of the processor above (note that $(\sqrt{p}-1, y)$ is above $(0, y)$ in a cylindrical topology). This values are needed when $i_{\text{local}} = 0$ and i'' looks for the value above.

- **Lower Halo** of size $1 \times w$, corresponding to the upper row of the processor below. This values will be needed hen $i_{\text{local}} = \lceil \frac{n}{\sqrt{p}} \rceil - 1$ and i' looks for the value below.
- **Right Halo** of size $h \times 1$, corresponding to the leftmost column of the processor to the right. This values will be needed when $j_{\text{local}} = \lceil \frac{n}{\sqrt{p}} \rceil - 1$ and j' will ask for the value to the right. The processors with coordinates $(x, \sqrt{p} - 1)$ will not use this halos since the values of the matrix with coordinates $(i, n - 1)$ do not update.

The communication will be composed in three shifts.

1. **Upward Modular Shift** Each processor (x, y) sends its upper row to the processor above $(x - 1 \bmod \sqrt{p}, y)$ and receives from the one below $(x + 1 \bmod \sqrt{p}, y)$ storing the values in the Lower Halo. Since this is a cylindrical topology this operation involves all the processors sending and receiving at the same time.
2. **Downward Modular Shift** Similarly, this is the reverse operation. Each processor (x, y) sends its lower row to the processor below $(x + 1 \bmod \sqrt{p}, y)$ and receives from the one above $(x - 1 \bmod \sqrt{p}, y)$ storing the values in the Upper Halo.
3. **Leftward Shift** This involves every processor (x, y) sending its leftmost column to the one on their left $(x, y - 1)$ side and receiving from the one on their right $(x, y + 1)$ and storing th values in their Right Halo. Note than this an open loop and the processors $(x, 0)$ won't send any information and the processors $(x, \sqrt{p} - 1)$ won't receive any information either.

From this we can gather that the communication time is $O(\max(h, w))$ since we are swapping three halos per processor every time the processors communicate. Since $\max(h, w) = \lceil \frac{n}{\sqrt{p}} \rceil$ the time involved in the communication will be $O(\frac{n}{\sqrt{p}})$.

Since the update involved modifying the whole matrix it will take time $O(h \times w)$ per processor. Since $h, w \leq \lceil \frac{n}{\sqrt{p}} \rceil$ we can express it as $O(h \times w) = O(n^2/p)$.

Finally the whole parallel time will be

$$\text{ParTime} = \Theta(n^2/p) + \Theta(n/\sqrt{p}) \quad (2.3)$$

The SpeedUp will be

$$\text{SpeedUp} = \frac{\text{SerTime}}{\text{ParTime}} = \frac{\Theta(n^2)}{\Theta(n^2/p) + \Theta(n/\sqrt{p})} \quad (2.4)$$

$$\text{SpeedUp} \rightarrow p \quad \text{as} \quad n \rightarrow \infty \quad (2.5)$$

And the efficiency:

$$\text{Efficiency} = \frac{\text{SerTime}}{p \cdot \text{ParTime}} = \frac{\Theta(n^2)}{\Theta(n^2) + \Theta(n\sqrt{p})} \quad (2.6)$$

$$\text{Efficiency} \rightarrow 1 \quad \text{for} \quad p = O(n^2) \quad (2.7)$$

3 Implementation

To implement the algorithm we have used the partition described above and used a cylindrical virtual topology where the row processors are wrapped around but the column processors are not. Furthermore it has been used `MPI_SENDRCV` for the communication, using a derived datatype for the column communication.

The particular aspects of the whole implementation can be seen in Code ??

4 Results

The results from the timings are shown in the Table 4.1. The Verification values for the different matrix sizes are shown in the Table 4.2.

n	p	average	min	max
1000	1	5.71552	5.34630	5.83059
2000	1	22.82041	21.18143	23.31813
1000	4	1.46049	1.41766	1.49389
2000	4	6.04183	5.67908	7.35377
1000	16	0.46770	0.38920	0.54539
2000	16	1.77513	1.50135	2.04136
1000	36	0.30457	0.22946	0.37673
2000	36	1.01406	0.68300	1.30123

Table 4.1: Results in seconds

n	sum	min
1000	4283810.871966	-892.718330
2000	17631642.148465	-1800.724437

Table 4.2: Verification Values

To ease the understanding of the data we can plot different relations between the data. In figures 4.1a and 4.1b we can see the timing results in a log scale for $n = 1000$ and $n = 2000$. Defining $\text{SerTime}(n) = \text{ParTime}(n, 1)$ and calculating the ideal parallel time as $\text{SerTime}/p$ we get some interesting results. As we can see the curves match up quite nicely, being the minimum time better than the average one, which seems logical. The deviation for greater p seems larger, however we are using a log scale so in fact it is not as big of a difference. Finally, we can see that for $n = 2000$ the minimum case does better $n = 1000$.

(a) $n = 1000$

(b) $n = 2000$

Figure 4.1: Logarithmic plot of times for different number of processors

Now, to analyze both SpeedUp and Efficiency, we can see the plots shown in Figures 4.2a and 4.2b, in which we can find the ideal case, for $n = 1000$ and for $n = 2000$. In this plots an average of the minimum cases has been used to avoid deviating the data with longer timings.

Analyzing the Figures we can see that we have achieved almost linear SpeedUp as the Equation (2.5) predicted. As n goes from 1000 to 2000 the SpeedUp improves verifying our predictions. For the Efficiency, Equation (2.7) predicted constant efficiency as n grew larger. Figure 4.2b confirms this, with $n = 2000$ having a behavior much closer to ideal efficiency than $n = 1000$.

Finally, it is important to notice that MPI communication does not behave as the theoretical models and therefore the results will not match perfectly to the model. Nevertheless, we have achieved successful results in the time needed to solve the problem.

(a) Speed-Up

(b) Efficiency

Figure 4.2: Speed-Up and Efficiency plots for the ideal case, $n = 1000$ and $n = 2000$